Field Programmable Gate Array Based Infinite Impulse Response Filter Using Multipliers

In this paper, an Infinite Impulse Response (IIR) filter has been designed and simulated on an Field Programmable Gate Arrays (FPGA). The implementation is based on Multiply Add and Accumulate (MAC) algorithm which uses multiply operations for design implementation. Parallel Pipelined structure is used to implement the proposed IIR Filter taking optimal advantage of the look up table of target device. The designed filter has been synthesized on Digital Signal Processor (DSP) slice based FPGA to perform multiplier function of MAC unit. The DSP slices are useful to enhance the speed performance. The proposed design is simulated with Matlab, synthesized with Xilinx Synthesis Tool, and implemented on FPGA devices. The Virtex 5 FPGA based design can operate at an estimated frequency of 81.5 MHz as compared to 40.5 MHz in case of Spartan 3 ADSP based design. The Virtex 5 based implementation also consumes less slices and slice flip flops of target FPGA in comparison to Spartan 3 ADSP based implementation to provide cost effective solution for signal processing applications.

Authors:

• Rajesh Mehra
• Bharti Thakur

Keywords:

• Butterworth
• DSP
• IIR
• MAC
• FPGA.

References:

[1] Steve Zack, Suhel Dhanani” DSP Co-Processing in FPGAs Embedding
High Performance, Low-Cost DSP Functions” WP212 (v1.0) March 18,
2004.
[2] Kanu Priya, Rajesh Mehra, “Area Efficient Design of FIR Filter Using
symmetric Structure”, International Journal of Advanced Research in
Computerand Communication Engineering, Volume 1, Issue 10, pp.
842-845, December 2012.
[3] Rajesh Mehra, Ravinder Kaur, “Reconfigurable Area and Space
Efficient Interpolator using DALUT Algorithm”, Advances in Networks
and Communications, Volume 132, pp. 117-125, January 2011.
[4] Rajesh Mehra, Rashmi Arora, “FPGA-Based design of High Speed CIC
decimator for Wireless Applications”, international journal of Advanced
Computer science and Applications (IJACSA), Volume 2, issue 5, pp.
59-62, 2011.
[5] Rajesh Mehra, Swapna devi, “FPGA Implementation of high speed
Pulse Shaping Filter for SDR Application”, International Conference on
Recent Trends in networks and Communications, pp. 214-222, 2010.
[6] K. N. Macpherson and R. W. Stewart “Area efficient FIR filters for high
speed FPGA Implementation”, IEEE Proc.-Vis. Image Signal
Processing, Volume 153, No. 6, pp. 711-720, December 2006.
[7] Shahnam Mirzaei, Anup Hosangadi, Ryan Kastner “FPGA
Implementation of High Speed FIR Filters Using Add and Shift
Method”, IEEE International conference on Computer Design (ICCD),
pp. 308-313, 2006.
[8] Sunil Yadav, Rajesh Mehra “Design and Analysis of IIR Filter using
Pipelined MAC Algorithm” International Journal for Scientific Research
and Development, Volume-2, pp.484-486, 2014.
[9] Sunil Kumar Yadav, Rajesh Mehra “ Analysis of Different IIR Filter
based on Implementation Cost Performance” International Journal of
Engineering and Advance Technology, Volume-3, Issue no.4, pp.267-
270, April 2014.
[10] Sunil Kumar Yadav, Rajesh Mehra “Analysis of FPGA based Recursive
Filter using Optimization Techniques for High Throughput”
International Journal of Engineering and Advance Technology, Volume-
3, Issue no.4, pp.341-343, April 2014.
[11] Lesnikov, V. A.; Naumovich, T. V.; Chastikov, A. V.; Armishev, S. V.
“A new paradigm in design of IIR digital filters” IEEE East West
Design & Test Symposium, pp. 282-285, 2010.
[12] K.ramesh, A. Nirmalkumar, G. Gurusamy, “design of Digital IIR Filters
with the Advantages of Model Order reduction Technique ”, World
Academy of Science, Engineering and Technology, International Journal
of Electrical, Computer, Energetic, Electronic and Communication
Engineering Volume:3, pp. 1010-1015, 2009.
[13] Shing-Tai Pan “Evolutionary Computation on Programmable Robust IIR
filter pole placement design” IEEE Transactions on Instrumentation and
Measurement Volume 60, No. 4 pp. 1469-1479, 2011.
[14] Lesnikov, V. A.; Naumovich, T. V.; Chastikov, A. V.; Armishev, S.V.
“Implementation of New Paradigm in Design of IIR Digital Filter” IEEE
East West Design and Test Symposium, pp. 156-159, 2010.
[15] Mathworks, “Users Guide Filter Design Toolbox-4”, March-2007.