Design and Layout of Two Stage High Band Width Operational Amplifier

This paper presents the design and layout of a two stage, high speed operational amplifiers using standard 0.35um CMOS technology. The design procedure involves designing the bias circuit, the differential input pair, and the gain stage using CAD tools. Both schematic and layout of the operational amplifier along with the comparison in the results of the two has been presented. The operational amplifier designed, has a gain of 93.51db at low frequencies. It has a gain bandwidth product of 55.07MHz, phase margin of 51.9º and a slew rate of 22v/us for a load of capacitor of 10pF.

• Yasir Mahmood Qureshi

• Gain bandwidth product
• Operational Amplifier
• phase margin
• slew rate.

[1] A. Sedra, K. Smith, Microelectronic Circuits. New York: Oxford
University Press, 2004, pp. 241-245.
[2] D. Johns, K. Martin, Analog Integrated Circuit Design. Chichester:
Wiley, 1997, pp. 221-222.
[3] A. Sedra, K. Smith, Microelectronic Circuits. New York: Oxford
University Press, 2004, pp. 306-310.
[4] A. Sedra, K. Smith, Microelectronic Circuits. New York: Oxford
University Press, 2004, pp. 562-566.
[5] A. Sedra, K. Smith, Microelectronic Circuits. New York: Oxford
University Press, 2004, pp. 649-650.
[6] S.S. Prasad, P. Mandal, "A CMOS Beta Multiplier Voltage Reference
with Improved Temperature Performance and Silicon Tunability," in
Conf. Rec. VLSI Design, 2004. 17th International Conference on, pp.
551-556.
[7] D. Johns, K. Martin, Analog Integrated Circuit Design. Chichester:
Wiley, 1997, pp. 248-250.
[8] D. Johns, K. Martin, Analog Integrated Circuit Design. Chichester:
Wiley, 1997, pp. 231-232.
[9] A. Sedra, K. Smith, Microelectronic Circuits. New York: Oxford
University Press, 2004, pp. 727-733.
[10] D. Johns, K. Martin, Analog Integrated Circuit Design. Chichester:
Wiley, 1997, pp. 223-224.
[11] D. Johns, K. Martin, Analog Integrated Circuit Design. Chichester:
Wiley, 1997, pp. 225-227.
[12] D. Johns, K. Martin, Analog Integrated Circuit Design. Chichester:
Wiley, 1997, pp. 240-244.
[13] A. Sedra, K. Smith, Microelectronic Circuits. New York: Oxford
University Press, 2004, pp. 888-890.
[14] Christopher Saint, Judy Saint, IC Mask Design Essential Layout
Techniques. New York: McGraw-Hill, 2002, pp. 141-150.
[15] Christopher Saint, Judy Saint, IC Mask Design Essential Layout
Techniques. New York: McGraw-Hill, 2002, pp. 249-254.