Design and Implementation of a 10-bit SAR ADC with A Programmable Reference

This paper presents the development of a single-ended 38.5 kS/s 10-bit programmable reference SAR ADC which is realized in MIMOS’s 0.35 µm CMOS process. The design uses a resistive DAC, a dynamic comparator with pre-amplifier and a SAR digital logic to create 10 effective bits ADC. A programmable reference circuitry allows the ADC to operate with different input range from 0.6 V to 2.1 V. The ADC consumed less than 7.5 mW power with a 3 V supply.

• Hasmayadi Abdul Majid
• Yuzman Yusoff
• Noor Shelida Salleh

• Successive Approximation Register Analog-to- Digital Converter
• SAR ADC
• Resistive DAC
• Programmable Reference.

[1] P. E. Allen & D. R. Holberg, “CMOS Analog Circuit Design,” 2nd. ed. New York, Oxford University Press, 2002.
[2] Cai Jun, Ran Feng and Xu Mei-hua,“IC Design of 2Ms/s 10-bit SAR ADC with Low Power,” Int. Symposium on High Density packaging and Microsystem Integration, 2007, pp. 1-3.
[3] I. Kianpour, Z. Zhou, M. B. Nejad and L. R. Zheng, “An 8-bit 166nw 11.25 kS/s 0.18um two-Step-SAR ADC for RFID applications Using Novel DAC Architecture”, 32nd Norchip Conference, 2010.
[4] Z. Xueping, L. Li and G. Xuelian, “A High Precise Reference for SAR ADC”, International Conference on Electronic Measurement and Instruments, 2007.
[5] M. Yip and A. P. Chandrakasan, “A Resolution-Reconfigurable 5-to-10-Bit 0.4-to-1 V Power Scalable SAR ADC for Sensor Applications”, IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, Feb. 2011, pp. 190-191.
[6] G. Y. Huang, C. C. Liu, Y. Z. Lin and S. J. Chang, “A 10-bit 12-MS/s Successive Approximation ADC with 1.2-pF Input Capacitance”, in Proc. ASSCC, Nov. 2009, pp. 157–160.
[7] C. Liu, S. Chang, G. Huang, Y. Lin, C. Huang, C. Huang, L. Bu, and C. Tsai, “A 10 b 100 MS/s 1.13 mW SAR ADC with binary-scaled error compensation,” in ISSCC Dig. Tech. Papers, Feb. 2010, pp. 386–387.