Effective Scheduling of Semiconductor Manufacturing using Simulation

The process of wafer fabrication is arguably the most technologically complex and capital intensive stage in semiconductor manufacturing. This large-scale discrete-event process is highly reentrant, and involves hundreds of machines, restrictions, and processing steps. Therefore, production control of wafer fabrication facilities (fab), specifically scheduling, is one of the most challenging problems that this industry faces. Dispatching rules have been extensively applied to the scheduling problems in semiconductor manufacturing. Moreover, lot release policies are commonly used in this manufacturing setting to further improve the performance of such systems and reduce its inherent variability. In this work, simulation is used in the scheduling of re-entrant flow shop manufacturing systems with an application in semiconductor wafer fabrication; where, a simulation model has been developed for the Intel Five-Machine Six Step Mini-Fab using the ExtendTM simulation environment. The Mini-Fab has been selected as it captures the challenges involved in scheduling the highly re-entrant semiconductor manufacturing lines. A number of scenarios have been developed and have been used to evaluate the effect of different dispatching rules and lot release policies on the selected performance measures. Results of simulation showed that the performance of the Mini-Fab can be drastically improved using a combination of dispatching rules and lot release policy.

Authors:

• Ingy A. El-Khouly
• Khaled S. El-Kilany
• Aziz E. El-Sayed

Keywords:

• Dispatching rules
• lot release policy
• re-entrant flowshop
• semiconductor manufacturing.

References:

[1] A. K. Gupta and A. I. Sivakumar, "Job shop scheduling techniques in
semiconductor manufacturing," International Journal of Advanced
Manufacturing Technology, vol. 27, pp. 1163-1169, 2006.
[2] A. Klemmt, S. Horn, G. Weigert, and T. Hielscher, "Simulations Based
and Solver Based Optimization Approaches for Batch Processes in
Semiconductor Manufacturing," in Winter Simulation Conference 2008,
pp. 2041-2049.
[3] C. S. Chong, M. Y. H. Low, A. I. Sivakumar, and K. L. Gay, "Using
Simulation Based Approach to Improve on the Mean Cycle Time
Performance of Dispatching Rules," in Winter Simulation Conference,
2005, pp. 2194-2202.
[4] S. C. H. Lu, D. Ramaswamy, and P. R. Kumar, "Efficient Scheduling
Policies to Reduce Mean and Variance of Cycle-Time in Semiconductor
Manufacturing Plants," IEEE Transactions on Semiconductor
Manufacturing, vol. 7, pp. 374-388, 1994.
[5] S. Li, Z. Xiaohui, and L. Li, "Simulation and analysis of scheduling
rules for semiconductor manufacturing line," in IEEE International
Conference on Industrial Technology, ICIT 2008, 2008, pp. 1-5.
[6] B.-W. Hsieh, C.-H. Chen, and S.-C. Chang, "Scheduling Semiconductor
Wafer Fabrication by Using Ordinal Optimization-Based Simulation,"
IEEE Transactions on Robotics and Automation, vol. 17, pp. 599-608,
2001.
[7] W. Lixin, F. T. E. Hock, and L. L. Hay, "Scheduling MEMS
Manufacturing," in Winter Simulation Conference, 2000.
[8] Y.-D. Kim, J.-U. Kim, S.-K. Lim, and H.-B. Jun, "Due-Date Based
Scheduling and Control Policies in a Multiproduct Semiconductor Wafer
Fabrication Facility," IEEE Transactions on Semiconductor
Manufacturing, vol. 11, pp. 155-164, 1998.
[9] O. Rose, "CONLOAD - A New Lot Release Rule For Semiconductor
Wafer Fabs," in Winter Simulation Conference, 1999, pp. 850-855.
[10] Y.-D. Kim, J.-G. Kim, B. Choi, and H.-U. Kim, "Production Scheduling
in a Semiconductor Wafer Fabrication Facility Producing Multiple
Product Types With Distinct Due Dates," IEEE Transactions on
Robotics and Automation, vol. 17, pp. 589-598, 2001.
[11] J. H. Blackstone, D. T. Phillips, and G. L. Hogg, "A state-of-the-art
survey of dispatching rules for manufacturing job shop operations,"
international Journal of Production Research, vol. 20, pp. 27-45, 1982.
[12] M. K. El Adl, A. A. Rodriguez, and K. S. Tsakalis, "Hierarchical
modeling and control of re-entrant semiconductor manufacturing
facilities," in The 35th IEEE on Decision and Control, 1996, pp. 1736-
1742 vol.2.
[13] A. Manikas and Y.-L. Chang, "Multi-criteria sequence-dependent job
shop scheduling using genetic algorithms," Computers and Industrial
Engineering, vol. 56, pp. 179-185, 2009.
[14] J. N. D. Gupta and E. F. S. Jr., "Flowshop scheduling research after five
decades," European Journal of Operational Research, vol. 169, pp. 699-
711, 2006.
[15] L. J. Krajewski, L. P. Ritzman, and M. K. Malhotra, Operations
Management Processes and Value Chains, Eighth Edition ed., 2007.
[16] K. S. Tsakalis, J. J. Flores-Godoy, and A. A. Rodriguez, "Hierarchical
modeling and control for re-entrant semiconductor fabrication lines: a
mini-fab benchmark," in The 6th International Conference on Emerging
Technologies and Factory Automation. ETFA '97, 1997, pp. 508-513.
[17] J. J. Flores-Godoy, W. Yan, D. W. Collins, F. Hoppensteadt, and K.
Tsakalis, "A Mini-FAB simulation model comparing FIFO and
MIVP(R) schedule policies (outer loop), and PID and H∞ machine
controllers (inner loop) for semiconductor diffusion bay maintenance,"
in The 24th Annual Conference of the IEEE Industrial Electronics
Society, 1998. IECON '98, 1998, pp. 253-258 vol.1.
[18] Z. Wang, F. Qiao, and Q. Wu, "A New Compound Priority Control
Strategy in Semiconductor Wafer Fabrication," IEEE, 2005.
[19] F. D. Vargas-Villamil, D. E. Rivera, and K. G. Kempf, "A Hierarchical
Approach to Production Control of Reentrant Semiconductor
Manufacturing Lines," IEEE Transactions on Control Systems
Technology, vol. 11, pp. 578-587, 2003.
[20] J. A. Ramírez-Hernández, H. Li, E. Fernandez, C. McLean, and S.
Leong, "A framework for standard modular simulation in semiconductor
wafer fabrication systems," in Winter Simulation Conference, 2005, pp.
2162-2171.
[21] D. W. Collins, J. J. Flores-Godoy, K. S. Tsakalis, and F. C.
Hoppensteadt, "Diffusion bay simulation and its impact on the overall
FAB performance: a simplified example," in IEEE International
Symposium on Semiconductor Manufacturing, 2003, pp. 315-318.
[22] C. Qi, T. K. Tang, and A. I. Sivakumar, "Simulation Based Cause and
Effect Analysis of Cycle Time and WIP in Semiconductor Wafer
Fabrication," in Winter Simulation Conference, 2002, pp. 1423-1430.
[23] I. A. El-Khouly, K. S. El-Kilany, and A. E. El-Sayed, "Modelling and
Simulation of Re-Entrant Flow Shop Scheduling: An Application in
Semiconductor Manufacturing," in International Conference on
Computers and Industrial Engineering Troyes-France IEEE, 2009, pp.
211 - 216