Closed form Delay Model for on-Chip VLSIRLCG Interconnects for Ramp Input for Different Damping Conditions

Fast delay estimation methods, as opposed to simulation techniques, are needed for incremental performance driven layout synthesis. On-chip inductive effects are becoming predominant in deep submicron interconnects due to increasing clock speed and circuit complexity. Inductance causes noise in signal waveforms, which can adversely affect the performance of the circuit and signal integrity. Several approaches have been put forward which consider the inductance for on-chip interconnect modelling. But for even much higher frequency, of the order of few GHz, the shunt dielectric lossy component has become comparable to that of other electrical parameters for high speed VLSI design. In order to cope up with this effect, on-chip interconnect has to be modelled as distributed RLCG line. Elmore delay based methods, although efficient, cannot accurately estimate the delay for RLCG interconnect line. In this paper, an accurate analytical delay model has been derived, based on first and second moments of RLCG interconnection lines. The proposed model considers both the effect of inductance and conductance matrices. We have performed the simulation in 0.18μm technology node and an error of as low as less as 5% has been achieved with the proposed model when compared to SPICE. The importance of the conductance matrices in interconnect modelling has also been discussed and it is shown that if G is neglected for interconnect line modelling, then it will result an delay error of as high as 6% when compared to SPICE.

Authors:

• Susmita Sahoo
• Madhumanti Datta
• Rajib Kar

Keywords:

• Delay Modelling; On-Chip Interconnect; RLCGInterconnect; Ramp Input; Damping; VLSI

References:

[1] Elmore W C. "The transient response of damped linear networks with
particular regard to wideband amplifiers". J. Appl. Phys, 19(1): 55−63,
1948.
[2] Lee Y M, Chen C. P, Wong D F. "Optimal wire-sizing function under
the Elmore delay model with bounded wire sizes". IEEE Trans. Circuits
and Systems-1: Fundamental Theory and Applications, 49 (11):
1671−1677, 2002.
[3] Cong J, Leung K S. "Optimal wire sizing under Elmore delay model".
IEEE Trans. Computer- Aided Design of Integrated Circuits and
Systems, 14 (3): 321−336, 1995.
[4] Hasegawa H, Seki S. "Analysis of interconnection delay on very highspeed
LSI / VLSI chips using an MIS micro strip line model". IEEE
Transactions on Microwave Theory and Techniques, 32 (12):
1721−1727, 1984.
[5] Kahng A B, Muddu S. "An analytical delay for RLC interconnects".
IEEE Trans. Computer-Aided Design of Integrated Circuits and
Systems, 16 (12): 1507−1514, 1997.
[6] Kar R, Maheshwari V, Sengupta D, Mal A K, Bhattacharjee A K.
"Analytical Delay Model for Distributed On-Chip RLCG Interconnects".
International Journal of Embedded systems and Computer Engineering,
2(2):17-21, 2010.
[7] Kar R, Maheshwari V, Maqbool Md., Mal A K, Bhattacharjee A K. "An
explicit coupling aware delay model for distributed on-chip RLCG
interconnects using difference model approach". International Journal of
Embedded Systems and Computer Engineering, 2(2): 39-44, 2010.
[8] Kar R, Maheshwari V, Choudhary A, Singh A. "Modelling of on-chip
global RLCG interconnect delay for step input". IEEE International
Conference on Computer and Communications (ICCC-2010), Alahabad,
India, 2010, pp. 318−323.
[9] Sengupta D, Maheshwari V, Kar R. "Unified Delay Analysis for On-
Chip RLCG Interconnects for Ramp Input using Fourth Order Transfer
Function". IEEE International Conference on Signal and Image
Processing (ICSIP), Dec., 2010, India.
[10] Kahng A B, Masuko K, Muddu S. "Analytical delay models for VLSI
interconnect under ramp input". International Conference on Computer-
Aided Design (ICCAD '96). San Jose, California, USA: 1996, 30−35.
[11] Rabaey J M. Digital Integrated Circuits-A Design Perspective. London:
Prentice-Hall International, Inc., 1999.
[12] Alpert C, Devgan A, Kashyap C. "A two moment RC delay metric for
performance optimization". ACM International Symposium on Physical
Design, 2000, pp. 69-74.
[13] Lin T, Acar E, and Pileggi L. "h-gamma: An RC Delay metric Based on
a Gamma Distribution Approximation of the homogeneous response".
Digest of Technical Papers, IEEE ICCAD1998, 19-25.
[14] L. T. Pillage and R. A. Rohrer. "Asymptotic Waveform Evaluation for
Timing Analysis". IEEE Tran. on CAD. 9(4): 331-349, Apr. 1990.
[15] R. Gupta, B. Tutuianu and L. Pileggi. 1997. The Elmore Delay as Bound
for RC Trees Generalized input Signals. IEEE Trans. Computer-Aided
Design, vol. 16, no. 1, January 1997. pp: 95 - 104
[16] K. Banerjee, A. Mahrotra, "Analysis of on-chip inductance effects for
distributed RLC interconnects", IEEE Transactions on computer aided
design of integrated circuits and systems, 2002, 21(8), pp. 904-915.
[17] Y. Tanji, H. Asai, "Closed form expressions of distributed RLC
interconnects for analysis of on-chip inductance effects," Proc. Of 41st
ACM Design Automation Conference, NY, 2004, pp.-810-813.
[18] J.V.R. Ravindra, M.B. Srinivas "Modelling and Analysis of Crosstalk
for Distributed RLC Interconnects using Difference Model Approach"
Proceedings of the 20th annual conference on Integrated circuits and
systems design, pp.: 207 - 211, 2007.
[19] Xiaopeng Ji, Long Ge, Zhiquan Wang, "Analysis of on-chip distributed
interconnects based on Pade expansion," Journal of Control Theory and
Applications, 2009, 7 (1) pp. 92-96.
[20] Jun-De Jin, Shawn S.H.Hsu, Tzu-Jin Yeh, M.T.Yang, Sally Liu. "Fully
analytical modelling of Cu interconnects upto 110GHz". Japanese
journal of applied physics, 47(4): 2473-2476, 2008.
[21] Hu Zhi Hua, Xu Jie, "State space models of RLCG interconnect with
super high order in time domain and its research". Journal of Electronics
and Information Technology, 31(8), Aug, 2009.