An Efficient Hardware Implementation of Extended and Fast Physical Addressing in Microprocessor-Based Systems Using Programmable Logic

This paper describes an efficient hardware implementation of a new technique for interfacing the data exchange between the microprocessor-based systems and the external devices. This technique, based on the use of software/hardware system and a reduced physical address, enlarges the interfacing capacity of the microprocessor-based systems, uses the Direct Memory Access (DMA) to increases the frequency of the new bus, and improves the speed of data exchange. While using this architecture in microprocessor-based system or in computer, the input of the hardware part of our system will be connected to the bus system, and the output, which is a new bus, will be connected to an external device. The new bus is composed of a data bus, a control bus and an address bus. A Xilinx Integrated Software Environment (ISE) 7.1i has been used for the programmable logic implementation.





References:
[1] M. Tischer. "La Bible PC". Editions Micro Application. France. 1997
[2] M. Maamoun, G.Zerari. "Adressage Matériel dans les Systèmes ├á
Microprocesseur avec un Adressage Physique Etendu". 2001 IEEE
Canadian Conference on Electrical and Computer Engineering
(CCECE01). Toronto, Ontario, Canada. 2001.
[3] Xilinx ISE 7.1i Software.
[4] Xilinx Product Specification, 2003, www.xilinx.com.
[5] M. Maamoun, A.Benbelkacem, D.Berkani, A.Guessoum "Interfacing in
Microprocessor-based Systems with a Fast Physical Addressing", The
3rd IEEE International Workshop on System-on-Chip for Real-Time
Applications. Calgary, Alberta, Canada. 2003
[6] M. Maamoun. "Conception et Réalisation d-un Système Mixte
Logiciel/Matériel pour l-Affichage des Images PC sur un Moniteur TV".
Thèse de Magister. Université de Blida. Algérie. 2000.