A 3.125Gb/s Clock and Data Recovery Circuit Using 1/4-Rate Technique

This paper describes the design and fabrication of a clock and data recovery circuit (CDR). We propose a new clock and data recovery which is based on a 1/4-rate frequency detector (QRFD). The proposed frequency detector helps reduce the VCO frequency and is thus advantageous for high speed application. The proposed frequency detector can achieve low jitter operation and extend the pull-in range without using the reference clock. The proposed CDR was implemented using a 1/4-rate bang-bang type phase detector (PD) and a ring voltage controlled oscillator (VCO). The CDR circuit has been fabricated in a standard 0.18 CMOS technology. It occupies an active area of 1 x 1 and consumes 90 mW from a single 1.8V supply.

• Il-Do Jeong
• Hang-Geun Jeong

• Clock and data recovery
• 1/4-rate frequency detector
• 1/4-rate phase detector.

[1] B. Razavi, Design of Integrated Circuits for Optical Communications, PP.
288-332, McGrawHill, 2002.
[2] Rong-Jyi Yang, Shang-Ping Chen, Shen-Iuan Liu: A 3.125-Gbps Clock
and Data Recovery Circuit for the 10- Gbase-LX4 Ethernet", IEEE
Journal of Solid-State-Circuits, Vol. 39, NO8, August 2004.
[3] S. J. Song, S. M. Park, and H.J.YOO, "A 4-Gbps CMOS clock and data
recovery circuit using 1/8-rate clock technique." IEEE J. Solid-State
Circuits, vol. 38, pp. 1213-1219, July 2003.
[4] J. Savoj and B. Razavi. "A 10-Gbps CDR/DEMUX with LC delay line
VCO in 0.18-um CMOS," IEEE J. Solid-State Circuits, vol. 37, pp.
1781-1789, May 2002.
[5] C. Hogge, "A Self-Correcting Clock Recovery Circuit", IEEE J.
Lightwave Tech, vol. 3, pp. 1312-1314, Dec.1985.
[6] B. Razavi, Design of Integrated Circuits for Optical Communications,
McGrawHill, 2003.