High Performance VLSI Architecture of 2D Discrete Wavelet Transform with Scalable Lattice Structure

In this paper, we propose a fully-utilized, block-based 2D DWT (discrete wavelet transform) architecture, which consists of four 1D DWT filters with two-channel QMF lattice structure. The proposed architecture requires about 2MN-3N registers to save the intermediate results for higher level decomposition, where M and N stand for the filter length and the row width of the image respectively. Furthermore, the proposed 2D DWT processes in horizontal and vertical directions simultaneously without an idle period, so that it computes the DWT for an N×N image in a period of N2(1-2-2J)/3. Compared to the existing approaches, the proposed architecture shows 100% of hardware utilization and high throughput rates. To mitigate the long critical path delay due to the cascaded lattices, we can apply the pipeline technique with four stages, while retaining 100% of hardware utilization. The proposed architecture can be applied in real-time video signal processing.

• Juyoung Kim
• Taegeun Park

• discrete wavelet transform
• VLSI architecture
• QMF lattice filter
• pipelining.

[1] P. P. Vaidyanathan, Multirate systems and Filter Banks, Englewood
Cliffs, Prenctice-Hall, 1993
[2] O. Rioul and M. Vetterli, "Wavelets and signal processing," IEEE Signal
Process. Magazine, vol.8, no.4, pp.14-38, 1991
[3] S. Mallat, "A theory for multiresolution signal decomposition: The
wavelet representation," IEEE Trans. Pattern Anal. and Machine Intell.,
vol.11, no.7, pp.674-693, 1989
[4] K. Pahri, VLSI digital signal processing systems, John Wiley & Sons,
1999
[5] J. T. Kim, Y. H. Lee, T. Isshiki, and H. Kunieda, "Scalable VLSI
architectures for lattice structure-based discrete wavelet transform," IEEE
Trans. Circuits Systems II, Analog Digit. Process., vol.45, no.8,
pp.1031-1043, 1998
[6] C. Chakrabarti and M. Vishwanath, "Efficient realizations of the discrete
and continuous wavelet transforms: from single chip implementations to
mappings on SIMD array computers," IEEE Trans. Signal Process.,
vol.43, no.3, pp.759-771, 1995
[7] M. Vishwanath, R. M. Owens, and M. J. Irwin, "VLSI architectures for
the discrete wavelet transform," IEEE Trans. Circuits Systems II, Analog
Digit. Process., vol.42, no.5, pp.305-316, 1995
[8] F. Marino, "Efficient high-speed/low-power pipelined architecture for the
direct 2-D discrete wavelet transform," IEEE Trans. Circuits Systems II,
Analog Digit. Process., vol.47, no.12, pp.1476-1491, 2000
[9] T. C. Denk and K. K. Pahri, "Architectures for lattice structure based
orthogonal discrete wavelet transform," IEEE Trans. Circuits Systems II,
Analog Digit. Process., vol.44, no.2, pp.129-132, 1997
[10] C. Yu and S.-J. Chen, "Design of an efficient VLSI architecture for 2-D
discrete wavelet transforms," IEEE Trans. Consumer Elect., vol.45, no.1,
pp.135-140, 1999
[11] P. Wu and L.-G. Chen, "An efficient architecture for two-dimensional
discrete wavelet transform," IEEE Trans. Circuits Systems, Video
Technol., vol.11, no.4, pp.536-545, 2001
[12] T. Park and S. Jung, "High speed lattice based VLSI architecture of 2D
discrete wavelet transform for real-time video signal processing," IEEE
Trans. Consumer Elect., vol.48, no.4, pp.1026-1032, 2002
[13] C.-T. Huang, P.-C. Tseng, and L.-G. Chen, "Generic RAM-based
architectures for two-dimensional discrete wavelet transform with
line-based method," IEEE Trans. Circuits Systems, Video Technol.,
vol.15, no.7, pp.910-920, 2005