An On-chip LDO Voltage Regulator with Improved Current Buffer Compensation

A fully on-chip low drop-out (LDO) voltage regulator with 100pF output load capacitor is presented. A novel frequency compensation scheme using current buffer is adopted to realize single dominant pole within the unit gain frequency of the regulation loop, the phase margin (PM) is at least 50 degree under the full range of the load current, and the power supply rejection (PSR) character is improved compared with conventional Miller compensation. Besides, the differentiator provides a high speed path during the load current transient. Implemented in 0.18μm CMOS technology, the LDO voltage regulator provides 100mA load current with a stable 1.8V output voltage consuming 80μA quiescent current.

• Lv Xiaopeng
• Bian Qiang
• Yue Suge

• capacitor-less LDO
• frequency compensation
• transient response
• power supply rejection

[1] B. K. Ahuja-s, "An improved frequency compensation technique for
CMOS operational amplifiers," IEEE J. Solid-State Circuits, vol. SC-18, no. 6, pp. 629-633, Dec. 1983.
[2] Uday Dasgupta, "Issues in "Ahuja" frequency compensation technique,"
IEEE international symposium on Radio Frequency Integration Technique, pp.326-329, 2009.
[3] D. Ribner and M. Copeland, "Design technique for a cascaded CMOS
opamp with improved PSRR and common-mode input range," IEEE J. Solid-state Circuits, vol. SC-19, pp. 919-925, Dec.1984.
[4] R. J. Milliken, J. Silva-Martinez, and E. Sanchez-Sinencio, "Full on chip
CMOS low-dropout voltage regulator," IEEE Trans. Circuits Syst. I,Reg.
Papers, vol. 54, no. 9, pp. 1879-1890, Sep. 2007.
[5] S. K. Lau, P. K. T. Mok, and K. N. Leung, "A low-dropout regulator for
SoC with Q-reduction," IEEE J. Solid-State Circuits, vol. 42, no. 3,pp.
658-664, Mar. 2007.
[6] Edward Ho and Philip Mok, "A capacitor-less CMOS active feedback
low-dropout regulator with slew-rate enhancement for portable on-chip
application," IEEE Trans CAS II, express briefs, vol. 57, NO. 2, pp. 80-84, Feb 2010.