Interconnect Analysis of a Novel Multiplexer Based Full-Adder Cell for Power and Propagation Delay Optimizations

The proposed multiplexer-based novel 1-bit full adder cell is schematized by using DSCH2 and its layout is generated by using microwind VLSI CAD tool. The adder cell layout interconnect analysis is performed by using BSIM4 layout analyzer. The adder circuit is compared with other six existing adder circuits for parametric analysis. The proposed adder cell gives better performance than the other existing six adder circuits in terms of power, propagation delay and PDP. The proposed adder circuit is further analyzed for interconnect analysis, which gives better performance than other adder circuits in terms of layout thickness, width and height.

Authors:

• G.Ramana Murthy
• C.Senthilpari
• P.Velrajkumar
• Lim Tien Sze

Keywords:

• Full Adder
• Interconnect Analysis
• Low-Power
• Multiplexer
• Propagation Delay
• Parametric Analysis.

References:

[1] Q. Zhu, and W.M. Dai, "High-speed clock network sizing optimization
based on distributed RC and lossy RLC interconnect models", IEEE
Trans. Comput. Aided Design Integrated Circuits Systems 15 (9) (1996)
1106-1118.
[2] D. Deschacht, and Y.Quere, "Capacitive and Inductive Couplings in a
Distributed RLC Interconnection Line System: Additivity Waveforms",
IEEE 1st Int'l Symposium on Quality Electronic Design-Asia, 2009.
[3] Y.I. Ismail, and E.G. Friedman, "Effects of Inductance on the
propagation delay and repeater insertion in VLSI circuits", IEEE Trans.
Very Large Scale Integration Systems 8 (2) (2000) 195-206.
[4] M. A. El-Moursy, and E. G. Friedman, "Optimum wire sizing of RLC
interconnect with repeaters", INTEGRATION, the VLSI journal 38
(2004) 205-225.
[5] J. P Uyemura, CMOS Logic Circuit Design, New York: KLUWER
ACADEMIC PUBLISHERS , 2002.
[6] R.Gregorian, and G. C. Temes, Analog MOS Integrated Circuits for
Signal Processing, John Wiley & Sons (Asia) Pte. Ltd., 2004.
[7] R.Zimmermann, and W. Fichtner, "Low-power logic styles: CMOS
versus pass-transistor logic", IEEE J. Solid-State Circuits 32 (7) (1997)
pp. 1079-1090.
[8] F.Vasefi and Z. Abid, "LOW POWER N-BIT ADDERS AND
MULTIPLIER USING LOWEST-NUMBER-OF-TRANSISTOR 1-BIT
ADDERS", IEEE CCECE/CCGEI, Saskatoon, May 2005.
[9] C. Senthilpari , A.K.Singh, and K. Diwakar, "Design of a low power,
high performance, 8x8 bit multiplier using a Shannon based adder cell",
Microelectronics J 2008, 39. pp. 812-821.
[10] C.Senthilpari, K. Diwakar and A. K. Singh, "Low Energy, Low Latency
and High Speed Array Divider Circuit Using a Shannon Theorem Based
Adder Cell", Journal of Recent Patents on Nanotechnology, 2009, vol
3. pp. 61-72.
[11] C.Senthilpari, S.Kavitha and Jude Joseph, "Lower delay and Area
efficient non-restoring array divider by using Shannon based adder
technique", ICSE, IEEE Proc. 2010, Melaka, Malaysia.
[12] C. Senthilpari, Zuraida Irina Mohamad, S.Kavitha, "Proposed low
power, high speed adder-based 65 nm square root circuit",
Microelectronics J vol 42, 2011, pp. 445-451.
[13] K.Navia, V.Foroutan, M.Rahimi Azghadi, M.Maeen, M.Ebrahimpour,
M.Kaveh, and O.Kavehei, "A novel low-power full-adder cell with new
technique in designing logical gates based on static CMOS inverter",
Microelectronics J vol 40, 2009. pp.1441-1448.
[14] Donald, Microelectronics: circuit analysis and design, Third
International Edition ISBN 007-125443-9, 2007. pp. 137-139.
[15] K. L. Shepard, "Practical Issues of Interconnect Analysis in Deep
Submicron Integrated Circuits", IEEE. 1063-6404/97 1997.
[16] Etienne Sicard, MICROWIND & DSCH V3.5 - LITE USER'S
MANUAL, INSA Toulouse, University of Toulouse, FRANCE,
September 2009.
[17] H. E. Neil Weste , D.M. Harris, CMOS VLSI Design A Circuits and
Systems Perspective, 4th Edition, Addison Wesley Longman, 2010.