A Current Steering Positive Feedback Improved Recycling Folded Cascode OTA

In the literature, Improved Recycling Folded Cascode (IRFC) Operational Transconductance Amplifier (OTA) is proposed for enhancing the DC gain and the Unity Gain Bandwidth (UGB) of the Recycling Folded Cascode (RFC) OTA. In this paper, an enhanced IRFC (EIRFC) OTA which uses positive feedback at the cascode node is proposed for enhancing the differential mode (DM) gain without changing the unity gain bandwidth (UGB) and lowering the Common mode (CM) gain. For the purpose of comparison, IRFC and EIRFC OTAs are implemented using UMC 90nm CMOS technology and studied through simulation. From the simulation, it is found that the DM gain and CM gain of EIRFC OTA is higher by 6dB and lower by 38dB respectively, compared to that of IRFC OTA for the same power and area. The slew rate of EIRFC OTA is also higher by a factor of 1.5.

• S. Kumaravel
• B. Venkataramani

• Cascode Amplifier
• CMRR
• gm/ID Methodology
• Recycling
• Slew Rate.

[1] Behzad Razavi, "Design of Analog CMOS Integrated Circuit”, Tata McGraw Hill 2001.
[2] Sudhir.M.Mallya, Joseph.H.Nevin, "Design Procedures for a fully differential Folded Cascode CMOS operational Amplifier”, IEEE Journal of Solid-State Circuits, Vol.24, No.6, December 1989,pp 1737-1740.
[3] Katsufumi Nakamura and L. Richard Carley, "A Current – based positive-feedback technique for efficient cascode bootstrapping”, in 1991 Symposium on VLSI Circuits Digest Technical Papers, May 1991, pp 107-108.
[4] K.Nakamura and L.R. Carley, "An enhanced fully differential folded cascode op-amp”, IEEE Journal of Solid-State Circuits, Vol.27,No.4 APR.1992. pp.563-568
[5] RidaS.Assaad and Jose Silva-Martinez, "The Recycling folded cascode: A general enhancement of the folded cascode amplifier”, IEEE Journal of Solid State Circuits, Vol.44, No.9, September 2009, pp 2535-2542.
[6] Y.L.Li, K.F.Han, X.Tan, N.Yan, and H.Min, "Transconductance enhancement method for operational transconductance amplifiers”, IET Electronics Letters, Vol.46, No.9, September 2010, pp 1321-1322.
[7] R.T. Kaneshiro, "Circuit and Technology considerations for high frequency switched capacitor filters”, Ph.D. dissertation, Univ.Calif, Berkeley July 1983.
[8] D.Sendrowicz, S.F.Dreyer, J.H. Huggins, C.F. Rahim, and C. A. Laber, "A family of differential NMOS analog circuits for a PCM codec filter chip”, IEEE J. Solid-State circuits, vol.SC-17,no.6, pp.1014-1023, December 1982
[9] C. T. Chuang, Analysis of the Settling Behavior of an Operational Amplifier, IEEE Journal of Solid-State Circuits, VOL. SC-17, NO. 1, p 74-80, February 1982.
[10] B. Y. Kamath, R. G. Meyer, P. R. Gray, Relationship Between Frequency Response and Settling Time of Operational Amplifiers,; IEEE Journal of Solid- State Circuits, VOL. SC-9, NO. 6, p 347-352, December 1974.