

Dynamic Variation in Nano-Scale CMOS SRAM Cells Due to LF/RTS Noise and Threshold Voltage

M. Fadlallah, G. Ghibaudo, C. G. Theodorou

Abstract—The dynamic variation in memory devices such as the Static Random Access Memory can give errors in read or write operations. In this paper, the effect of low-frequency and random telegraph noise on the dynamic variation of one SRAM cell is detailed. The effect on circuit noise, speed, and length of time of processing is examined, using the Supply Read Retention Voltage and the Read Static Noise Margin. New test run methods are also developed. The obtained results simulation shows the importance of noise caused by dynamic variation, and the impact of Random Telegraph noise on SRAM variability is examined by evaluating the statistical distributions of Random Telegraph noise amplitude in the pull-up, pull-down. The threshold voltage mismatch between neighboring cell transistors due to intrinsic fluctuations typically contributes to larger reductions in static noise margin. Also the contribution of each of the SRAM transistor to total dynamic variation has been identified.

Keywords—Low-frequency noise, Random Telegraph Noise, Dynamic Variation, SRRV.

I. INTRODUCTION

THE nano-sized reduced CMOS enabled the creation of smaller, fast, low-voltage surface circuits [1]-[3]. However, since the oxide zone is reduced, the variability of the parameters from one device to the other is improved due to process variations, which in turn results in the variability of the circuit performance [4]. Moreover, in addition to the spatial variability, the amplitude of the time-dependent dynamic variation of the device parameters such as the threshold voltage is also increased, due to the magnification in low-frequency noise (LFN) [5] and the random telegraph noise (RTN) [6]-[8] with smaller area. This kind of variation can give power limitations, memory problems, and phase jitter/noise problems [9]-[11].

In this paper, we study the SRAM dynamic variation as a function of the intrinsic noise of the transistors, both by measurements and simulations.

II. RESULTS AND DISCUSSION

The six transistors SRAM cells used in this paper come from a 28 nm CMOS technology. The most important is the choice to measure SRAM cells with a minimum surface area ($0.12 \mu\text{m}^2$), to better observe the noise phenomena.

M. Fadlallah is with the Department of Physics-Electronics, Lebanese University, Hadath, Lebanon (corresponding author, phone: 009615467951; fax: 009615467950; e-mail: mouenes.fadlallah@ul.edu.lb).

S. G. Ghibaudo and T. C. G. Theodorou are with IMEP-LAHC, MINATEC, INPG, 3 Parvis Louis Neel, BP257, 38016 Grenoble, France (e-mail: g.ghibado@imep.grenoble-inp.fr, christoforos.theodorou@imep.grenoble-inp.fr).

Simulations were developed using a SPICE model that precisely describes the specific behavior of the devices, while measurements are made by using the Agilent B1530A.

Fig. 1 shows a typical SRAM six-transistor, as used in our measurements and simulations. Table I gives us some abbreviations.

TABLE I
NOMENCLATURE

Symbol	Abbreviation
L,R	left and right
BL	Bit-Line
PG	Pass-Gate
PD	Pull Down
PU	Pull-Up
WL	The two-bit versions (0 and 1) are written using the write line and stored at the CH and CL nodes
RSNM and WSNM	the static read and write noise margin
SVNM	the static voltage noise margin
SRRV	read retention voltage

In this work, we focus on SRRV and RSNM metrics that can provide a representative overview of the dynamic stability of SRAM cells.

A. Supply Read Retention Voltage - SRRV

The SRRV is defined as the maximum allowable reduction of the supply voltage of the cell for which readability is not affected. Fig. 2 shows the time-domain polarization configuration of the VBL (L) (Fig. 2 (a)) and the VCELL (Fig. 2 (b)) to correctly monitor the SRRV. During the measurement, the WL and the BLR are biased to $V_{WL} = V_{BL} (R) = 1 \text{ V}$. An initial time is required for the pre-charge of 0, for example to the left bit node (CL), then VBL is constant at 1V, while VCELL is reduced to read IBL bit line current.

In Fig. 2 (c), we show that, at some point, the stored bit is returned and IBL falls sharply, becoming much lower and equal to the I_{PG} . The VCELL value at this point is called Vflip, and SRRV is extracted such as $SRRV = 1 - V_{flip}$.

To measure the dynamic variation of SSRV, we have applied the principle of Fig. 2 periodically, so that the voltage slope is repeated until the total time of the measurement always gives 10 s. Two SRAM cells with a noticeable variation in behavior were measured. Fig. 3 (a) shows the IBL-VCELL characteristic curve for cell # 1, with $t_{fall} = 5 \text{ ms}$. SRRV variation in the time domain is clearly noticed, but it does not exceed 5 mV, which means that the specific cell has low levels of low frequency noise. In contrast, the SRRV variation of cell # 2 for the same fall (see Fig. 3 (b)) reveals a higher noise than cell # 1, an effect related to the high

variability of CMOS noise at the nanoscale [12]. In addition, some curves do not fit with the rest due to TN noise.




Fig. 1 Typical SRAM cell schematic: R stands for Right, L for left, PU for pull-up, PD for pull-down, PG for pass-gate, BL for bit-line and WL for word-line




Fig. 2 Setup for measuring the Supply Read Retention Voltage: (a) Bit-line voltage and (b) Cell supply voltage versus time. (c) Measured SRAM cell bit-line current versus cell supply voltage: the supply read retention voltage is extracted as the difference between power supply (1 V) and data flip voltage V_{flip}

To check this hypothesis, we do a much faster measurement on cell 2 with $t_{fall} = 5 \mu s$. The results are presented in Fig. 3 (c). It is to be noticed that we have two set of curves with discrete mean values of the IPG, showing that a transistor in the cell has a higher RTN amplitude. The comparison between Figs. 3 (b) and (c) show, on the one hand, the importance of the measurement speed for the detection of the RTN of a circuit and, on the other hand, the dependence of the SRRV on the speed operating a circuit.

In order to better estimate the SRRV dynamic variation by comparison with cell-to-cell variations due to a threshold voltage difference, an IBL-VCELL Monte Carlo simulation was developed for 100 cells by taking into account typical values of $\sigma(\Delta V_t)$ for this technology [11]. As shown in Fig. 4, the cell-cell SRRV variability is significantly higher than the single-one dynamic variation measured in Fig. 3 (c). Also, note that dynamic variations can reach about 10-20% of local mismatch variations, which underlies the importance of the dynamic variation phenomena. In order to further monitor the impact of noise level and operating speed on the SRRV dynamic variation, we do a series of IBL-VCELL simulations,

a portion of which is illustrated in Fig. 5. The LFN level of the transistors was controlled by the SVfb flat-band voltage fluctuations which express the level of flicker noise due to entrapment-trapping of the carriers in the oxide traps [5], through (1):




Fig. 3 Measured SRAM cell bit-line current versus cell supply voltage for three different cases: (a) Cell #1: low noise level, (b) Cell #2, slow ramp: higher noise level and strange behavior, (c) Cell #2, fast ramp: higher noise level and clear presence of RTN




Fig. 4 Monte-Carlo simulation of the bit-line current versus cell supply voltage taking into account the threshold voltage mismatch

$$S_{Vfb} = \frac{q^2 \lambda k T N_t}{W L C_{ox}^2 f \gamma} \quad (1)$$

where λ is the tunneling constant in the dielectric, N_t the slow oxide trap density, C_{ox} the gate oxide capacitance per unit area, kT the thermal voltage and f the frequency.




Fig. 5 Periodic transient noise simulation results of the bit-line current versus cell supply voltage for four different configurations: (a) Reference simulation, (b) $S_{Vfb} * 100$, (c) $t_{fall} / 1000$, (d) $t_{stop} * 100$




Fig. 6 Maximum variation of SRRV: (a) versus fall time of cell supply voltage ramp and (b) versus flat band voltage power spectral density

A reference simulation with $SV_{fb} = 10^{-8} \text{ V}^2 / \text{Hz}$, stopping time $t_{stop} = 10 \text{ ms}$ and V_{cell} drop time $t_{fall} = 0.1 \text{ ms}$ is presented in Fig. 5 (a). Same to Fig. 3 (a), a small variability of SRRV can be shown. In these simulations of Figs. 5 (b), (c) and (d), only one of the three parameters has been modified to explain the influence of each separately. In Fig. 5 (b), the noise level is higher to $SV_{fb} = 10^{-6} \text{ V}^2$, in concordance with the LFN variation experiments of this technology. In Fig. 5 (c), the V_{CELL} descent time was reduced to $t_{fall} = 1 \mu\text{s}$ to increase the operating speed, and in Fig. 5 (d) the simulation dwell time was increased to $t_{stop} = 1 \text{ s}$ to include the noise contribution from the lower part of the frequency bandwidth. In all cases, with respect to the reference one, a significant increase in SRRV dynamic variation is obtained. Based on the above, we conclude that the SRAM dynamic variation increases with the LFN level of the transistor and the operating speed of the circuit. The max deviation of the SRRV from its typical value is drawn against the t_{fall} in Fig. 6 (a). From the trend of the extracted data, it may be suggested that in high speed operation (above 1 MHz) the SRRV of a single SRAM cell may decrease by more than 15 mV. This simulation was done by taking the average noise level for these transistors, that is to say $SV_{fb} = 10^{-8} \text{ V}^2 / \text{Hz}$. In reality, the noise level of a small transistor can also be two orders of magnitude higher or lower, due to the improved variability of LFN [12]. In Fig. 6 (b), we can see the dramatic impact of the increase in the LFN level on the SRRV change. The reason

why there is a horizontal obtained in lower values is the presence of the thermal noise.

B. Read Static Noise Margin - RSNM

The RSNM is an equally important stability metric for SRAM cells [4]. It represents the maximum tolerable DC noise voltage on each storage node before causing a loss of reading. As far as measurement is concerned, it requires a more complicated procedure, with respect to the simple one of SRRV measurement, because it requires a high-speed voltage monitoring, requires access to internal nodes and takes place in two stages. RSNM simulation, however, is much easier to perform than SRRV and can also be used to study SRAM dynamic variability behavior.

Using the same methodology for SRRV, we applied Monte Carlo simulations and mismatched periodic transient noise (PTN) to capture local and time domain RSNM variations. Fig. 7 shows a selection of simulation results above. From Fig. 7 (a), it can be seen how the RSNM can be reduced by more than 50% from one cell to another due to the difference in threshold voltage. The noise-induced dynamic variation of a single SRAM cell, on the other hand, as shown in Fig. 7 (b), can lead to a reduction in RSNM of up to 20%. For this last simulation, the noise level of the device has been increased by two orders of magnitude, in order to take into account worse scenario, which is to have a huge LFN variability or the presence of high amplitude RTN. Fig. 8 shows the dependence of the RSNM reduction (expressed as a% of the average value) on the valve. It is obvious that a single operating speed of the SRAM cell can drastically reduce the RSNM by 30%, approaching the reduction caused by local V_t variations.




Fig. 7 (a) Impact of V_t mismatch on RSNM, (MC: Monte Carlo), (b) Impact of LFN on RSNM (PTN: Periodic Transient Noise)

III. CONCLUSION

The impact of low frequency noise of nanoscale CMOS on the dynamic operation of SRAM cells has been studied. The dynamic variation of SRRV and RSNM was used to study the effect in both the experimental and simulation aspects. SRAM dynamic variation has been found to increase with noise level and operating speed. It has also been shown that the time domain variability of high speed SRAM cells can reach levels similar to those of cell-to-cell SRAM variations due to a threshold voltage difference. Finally, each contribution of the SRAM transistor to total dynamic variation has been identified for both SRRV and RSNM.

REFERENCES

- [1] Greene et al., "High Performance 32nm SOI CMOS with High-k/Metal Gate and 0.149 μ m² SRAM and Ultra Low-k Back End with Eleven Levels of Copper," Proc. of Symposium on VLSI Technology, p. 140, 2009.
- [2] F. Andrieu et al., "Low leakage and low variability ultra-thin body and buried oxide (UT2B) SOI Technology for 20nm low power CMOS and beyond," 2010 Symposium on VLSI Technology Digest of Technical Papers, pp.57-58.
- [3] W. Zhang, J. G. Fossum, L. Mathew and Y. Du, "Physical insights regarding design and performance of independent-gate FinFETs," Electron Devices, IEEE Transactions on, vol. 52, no. 10, pp. 2198-2206, 2005.
- [4] Z. Guo, et al., "Large-scale SRAM variability characterization in 45 nm CMOS," IEEE J. Solid-State Circuits, vol. 44, no. 11, pp. 3174-3192, Nov. 2009.
- [5] L. McWorther, Semiconductor surface physics, University of Pennsylvania Press, 1957.
- [6] K. K. Hung et al., "Random Telegraph Noise of Deep-Submicrometer MOSFET's," Electron Device Letters. Electron Device Letters, Vol. 11, No. 2, pp. 90-92, 1990.
- [7] G. Ghibaudo et al. "Electrical noise and RTS fluctuations in advanced CMOS devices, Microelectronics Reliability, 42, p. 573-582, 2002.
- [8] Ming-Horn et al., "Impact of Device Scaling on the Current Fluctuations in MOSFET's," Electron Devices, IEEE Transactions on, vol. 41, no. 11, pp. 2061-2068, 1994.
- [9] Y. Tsukamoto, S. O. et al., "Analysis of the relationship between random telegraph signal and negative bias temperature instability," in Proc. IEEE Intl. Reliability Phys. Symp., May 2013, pp. 1117-1121.
- [10] K. Takeuchi, et al., "Direct Observation of RTN-induced SRAM Failure by Accelerated Testing and Its Application to Product Reliability Assessment," IEEE Proc. of Symposium on VLSI Technology, p. 189, 2016.
- [11] M. Luo et al., Impacts of Random Telegraph Noise (RTN) on Digital Circuits, IEEE Transactions on, vol. 62, no. 6, pp. 1725-1732, 2015.
- [12] A. Subirats et al., "Impact of dynamic variability on SRAM functionality and performance in nano-scaled CMOS technologies," in Proc. IEEE Intl. Reliability Phys. Symp., April 2013, pp. 4A.6.1 - 4A.6.5.

Mouenes Fadlallah was born in Lebanon in 1974. He received its Master-II degree and PhD at the institut national polytechnique de Grenoble, in 1998, and 2002, respectively. He worked at the Commissariat à l'Energie Atomique from 2004 until 2007 as leader project on organic semi-conductor technology and he integrated the e2V semiconductors from 2007 until 2011 to join the ASIC team and supervise the characterization and modeling activities. Since 2011, he is at the Lebanese University, where he is actually professor. His main research activities were or are in the field of electronics transport, oxidation of silicon, MOS device physics, fluctuations and low frequency noise and dielectric reliability.