A Topology for High Voltage Gain Half-Bridge Z-Source Inverter with Low Voltage Stress on Capacitors

M. Nageswara Rao

Abstract—In this paper, a topology for high voltage gain halfbridge z-source inverter with low voltage stress on capacitors is proposed. The proposed inverter has only one impedance network. It can generate symmetric and asymmetric voltages with different magnitudes during both half-cycles. By selecting the duty cycle it can also produce conventional half-bridge inverter characteristics. It is used in special applications like, electrochemical and electro plating applications. Calculations of voltage ripple of capacitors, capacitors voltage stress inductors current ripple are presented. The proposed topology is simulated using PSCAD software and the simulated values are compared with the theoretical values.

Keywords—Half-bridge inverter, impedance network-source inverter, high voltage gain inverter, power system computer aided design.

I. INTRODUCTION

N conventional inverter, shoot through (ST) state occurs in Lany one of the legs of inverter. This ST state will damage the inverter. The RMS output AC voltage of conventional voltage source inverter (VSI) is limited to less than input voltage [1]. To avoid the above problems of conventional inverter, a new topology that is, Z-source inverter is presented in [2]. To increase the voltage gain, Z-Source Inverter (ZSI) uses ST state by gating on both the switches of a leg simultaneously. ZSI has some disadvantages; inrush current at starting is very high, voltage stress across capacitor is very high, to overcome this, quasi-Z-source inverter (QZSI) has been presented in [3]. Unlike the ZSI, the QZSI has continuous input current and common ground between input source and inverter stage. To get high-voltage gain switched inductor Z-source inverter (SL-ZSI) has been proposed in [4], its drawback is high voltage stress in comparison with QZSI and conventional ZSI. To reduce number of passive elements in conventional ZSIs, switched-boost inverter (SBI) has been presented in [5]. This inverter has lower value of boost factor than ZSI. To resolve discontinuity problem of input current and to improve the characteristics of SBI, current-fed switched inverter (CFSI) has been presented in [6]. In [7], L-ZSI has been proposed to overcome inrush currents, voltage stress and obtaining high boost factor. Unlike the basic topology, the presented topology in [8] has two impedance networks. The presented half-bridge inverter in [9] has only one impedance network and it is used in industrial applications, such as electroplating and electrochemical. Capacitor voltage stress is high in Half-Bridge Z-Source Inverter (HB-ZSI) with one impedance network. Applications are limited due to positive and negative levels in output waveform. In [10], a quasi-Zsource half-bridge converter has been presented. By implementation of the asymmetrical half-bridge concept, the half-bridge impedance source converter has been simplified and is presented in [11]. For improvement of reliability, some of the researchers presented full-bridge step-up dc/dc converter with cascaded quasi-Z-source networks [12], [13]. In [14], the developed topology for switched-ZSI based on cascaded switched-inductors cells has been presented. Although developed topology has high-voltage gain but voltage stress on capacitor is high. In [15]-[17], a topology for half-bridge SBI based on [5] has been presented. This inverter practices more active elements instead of capacitors and inductors. By using supplementary active elements switching losses can condense efficiency.

In this paper, a topology for half-bridge ZSI is proposed. The proposed inverter has high voltage gain and low capacitors voltage stress. In upcoming sections, in addition to different operating modes of the inverter, calculation of capacitors voltage stress, inductors current ripple, and capacitors voltage ripple are obtained. A control method for proposed inverter is presented. And then, comparison of theoretical and simulation results are compared.



Fig. 1 Power circuit of the proposed half-bridge inverter

Dr.M.Nageswara Rao, Associate Professor, Department of Electrical and Electronics Engineering, University College of Engineering, JNTU Kakinada, Andhra Pradesh, India (e-mail: nagjntuk@gmail.com)

II. PROPOSED INVERTER

Based on connection of LC impedance networks, the power circuit of the proposed inverter with one impedance network is shown in Fig. 1. The proposed half-bridge converter consists of inductors (L1&L2), capacitors (C1&C2), diodes (Da&Db), switches (S1&S2), DC voltage sources (with amplitude Vi) and output load. The anticipated topology can be practiced in electroplating. Some assumptions are made to simplify the circuit: all elements are same, L1 = L2 = L and C1 = C2 = C, the load is taken as resistive.

A. Operating States of the Proposed Inverter in SOD Mode

The operating modes of the proposed inverter in SOD are analyzed in this section. In SOD, the diodes are turned on and turned off simultaneously. In this study, DS1 and DS2 are the duty cycles of switches S1 and S2, respectively, and DST is the division result of turn on time period for S1 and S2 simultaneously to the total switching period.

$$D_{s1} = D_{s2} = D$$
 (1)

$$D = 0.5(1 + D_{ST})$$
(2)

also according to symmetry in Fig. 1, we can write

$$i_{L1} = i_{L2} = i_L$$
 (3)

$$V_{L1} = V_{L2} = V_L \tag{4}$$

$$V_{c1} = V_{c2} = V_c$$
 (5)

where i_{L1} and i_{L2} are the inductors currents, respectively, that are shown as $i_L.\ V_{L1}$ and V_{L2} are the inductors voltages, respectively, and are shown as $V_L.$ Also, V_{C1} and V_{C2} are the capacitors average voltages, respectively, which are shown as $V_C.$

1. First Operating Mode ($0 \le t < 0.5$ DSTTs):

In this operating mode both of S1 and S2 switches are ON and diodes Da and Db are OFF. In this time interval, the inductors' voltage is positive; therefore, their current reaches from a minimum value (ILV) to a maximum value (ILP). Also, the stored energy in capacitors and their voltage are decreased. By using Kirchhoff's voltage law (KVL), we can write

$$V_{\rm L} = 2V_{\rm i} + V_{\rm C} \tag{6}$$

$$V_{Da} = V_{Db} = -V_i - V_C \tag{7}$$

where V_{Da} and V_{Db} are the voltages of diodes Da and Db respectively, that are assumed negative. Because diodes Da and Db are OFF, the load voltage $(V_{\rm O})$ in this operating mode becomes zero and we have

$$V_0 = 0.$$
 (8)

Hence, the proposed half-bridge inverter unlike to the

conventional one can provide zero-voltage level in the output.

2. Second Operating Mode (0.5DST Ts \leq t < 0.5Ts):

In this operating mode, the switches S1 and S2 are ON and OFF respectively, and both Da and Db are ON. Therefore, the output voltage will be positive and the voltage of capacitors C1 and C2 will be decrease and increase, respectively. Also, due to the negative voltage across inductors, their current decreases from a maximum value (ILP) to a minimum value (ILV). By applying KVL, we can write

$$V_{\rm L} = -V_{\rm C} \tag{9}$$

$$V_0 = V_{0,max} = V_i + V_C \tag{10}$$

3. Third Operating Mode $(0.5Ts \le t < 0.5(1 + DST)Ts)$:

The operating mode in the time interval 0.5Ts $\leq t < 0.5(1 + DST)$ Ts is similar to the mentioned first mode.

4. Fourth Operating Mode $(0.5(1 + DST)Ts \le t \le Ts)$:

In this operating mode, the switches S1 and S2 are OFF and ON, respectively, and both Da and Db are ON. Therefore, the output voltage is negative and the energy of capacitors C2 and C1 will decrease and increase, respectively. Similar to the previous operating mode, the inductor's current decreases with slope $-V_C/L$ that leads to a decrement in its energy.

The voltage across inductor is the same as (9) and by applying KVL, (11) is obtained:

$$V_{o} = V_{o,min} = -V_{i} - V_{C}$$
. (11)

Based on the previous discussions, the voltage across inductors is positive when both S1 and S2 are ON and otherwise the voltage is negative. Considering the voltage balance law in inductors and by using (6) and (9), the capacitor average voltage is calculated as:

$$Vc = \frac{2 - 4D}{4D - 3}Vi \tag{12}$$

By replacing the D value from (2), (12) is rewritten as:

$$Vc = \frac{2D_{ST}}{1 - 2D_{ST}}Vi$$
(13)

From (13) the theoretical value of DST is in interval 0 < DST < 0.5. Using (10) and (12), the maximum output voltage is calculated as:

$$Vomax = -Vo, \min = \frac{1}{3 - 4D}Vi \tag{14}$$

By replacing the D value from (2), (14) is rewritten as:

$$V_{o}, \max = -V_{o}, \min = \frac{1}{1 - 2D_{ST}} V_{i} = BV_{i}$$
 (15)

International Journal of Electrical, Electronic and Communication Sciences ISSN: 2517-9438 Vol:13, No:3, 2019



Fig. 2 Voltage and current waveforms of the proposed topology: (a) in SOD and (b) in AOD

Boost factor (B) in (15) is the ratio of maximum output voltage to the value of one of the input voltage sources. Fig. 2

shows the main waveforms of the proposed inverter in SOD. In this figure, GS1 and GS2 are the trigger pulses to the switches S1 and S2, respectively. 1 and 0 are the on and off states of switches, respectively.

B. Operating States of the Proposed Inverter in AOD Mode

The AOD is achieved, if any of the inductance values of inductors, output load, switching frequency, or ST duty cycle is selected in such a way that the current through diode Da in time interval $0.5(1 + DST)Ts \le t < Ts$ and the current through diode Db in time interval $0.5DSTTs \le t < 0.5Ts$ becomes zero. In next sections, the different operating in AOD is explained.

1. First Operating Mode

In this operating mode, both S1 and S2 are ON and diodes Da and Db are OFF. The inductors voltage is positive so their current reaches from a minimum value (I_{LV}) to a maximum value (I_{LP}). By applying Kirchhoff's current law (KCL), we can write

$$i_{C1} = -i_{L2} = -i_L$$
 (16)

$$i_{C2} = -i_{L1} = -i_L$$
 (17)

Also, (6)-(8) are correct in this operating mode.

2. Second Operating Mode

In this operating mode, the switches S1 and S2 are ON and OFF, respectively. Also, the diodes Da and Db are ON. Sum of the currents through inductors L1 and L2 flows through diode Da. The current through diode Db is calculated as:

$$i_{Db} = i_{L1} + i_{L2} - i_o = 2_{iL} - i$$
 (18)

Equations (9) and (10) are true for this operating mode; therefore, the currents through L1 and L2 decrease linearly from I_{LP} to I_{LM} at the end of this operating mode (t = t1) and the output voltage will be positive. By applying KCL, the following equations are derived:

$$i_{C1} = i_{L1} - i_0 = i_L - i_0$$
 (19)

$$i_{C2} = i_{L2} = i_L$$
 (20)

It is noticeable that at the end of this operating mode, the current through diode Db is zero.

3. Third Operating Mode

In this operating mode, the switches S1 and S2 are ON and OFF, respectively. Also, the operation of diodes is asynchronous and the diodes Da and Db are ON and OFF, respectively. Like the second operating mode, sum of the currents through inductors L1 and L2 flows through diode Da. For inductors L1 and L2, by considering the new base time, (21) and (22) are calculated:

$$i_{L} = \frac{Vi}{2RL} + (\frac{Vi + Vc}{2RL} - \frac{Vi}{2RL})e^{-\frac{2Rl}{L}t}$$
(21)

Equation (21) shows that the current through inductors decreases exponentially

$$V_{\rm L} = -V_{\rm C} \, e^{-\frac{2Rl}{L}t} \tag{22}$$

Equation (22) shows that the voltage across inductors increases exponentially. By applying KVL and using (22), the output voltage is calculated as:

$$V_{\rm o} = V_{\rm i} + V_{\rm C} e^{-\frac{2Rl}{L}t}$$
(23)

Equation (23) shows that the value of output voltage is not constant.

4. Fourth Operating Mode

Л

The fourth operating mode is similar to the mentioned first operating mode.

v) Fifth Operating Mode:

In this operating mode, the switches S1 and S2 are OFF and ON, respectively. Also, the diodes Da and Db are ON. Sum of the currents through inductors L1 and L2 flows through diode Db. The current through diode Da is calculated as:

$$i_{Da} = i_{L1} + i_{L2} + i_o = 2_{iL} + i_o$$
 (24)

Equations (9) and (11) are true for this operating mode; therefore, the currents through L1 and L2 decrease linearly from I_{LP} to I_{LM} at the end of this operating mode (t = t1 + 0.5 Ts) and the output voltage will be negative. By applying KCL, (25) and (26) are derived:

$$i_{C1} = i_{L1} = i_L$$
 (25)

$$i_{C2} = i_{L2} + i_o = i_L + i_o \tag{26}$$

It is noticeable that at the end of this operating mode, the current through diode Da is zero.

vi) Sixth Operating Mode:

In this operating mode, the switches S1 and S2 are OFF and ON, respectively. Also, the operation of diodes is asynchronous and the diodes Da and Db are OFF and ON, respectively. Like the fifth operating mode, sum of the currents through inductors L1 and L2 flow through diode Db. For inductors L1 and L2, by considering the new base time, (21) and (22) are true. By applying KVL and using (22), the output voltage is calculated as:

$$V_{o} = -V_{i} - V_{C} e^{-\frac{2Rl}{L}t}$$
(27)

Equations (23) and (27) show that the output voltage waveform in AOD changes exponentially; therefore, the symmetry of waveform is destroyed and the proper selection of inductance for not entering into AOD is necessary. Fig. 2 (b) shows the main waveforms of the proposed inverter in AOD.

III. CALCULATION OF CURRENT RIPPLE FOR INDUCTOR AND VOLTAGE RIPPLE FOR CAPACITOR

For proper design of capacitor and inductor values, calculation of ripples for inductor and capacitor is necessary. In AOD, the symmetry of output waveform is destroyed but in SOD, the output voltage waveform is completely symmetric and the proposed inverter has a better performance; therefore, design considerations are derived just for SOD. Calculations of inductors' current ripple and capacitors' voltage ripple are important factors to design the proper values for inductor and capacitor. First by using equation vL = L(diL / dt), (9), and (13), the value of inductors' current ripple is calculated as:

$$|\Delta i_{L}| = \frac{D_{ST}(1 - D_{ST})T_{S}}{L(1 - 2D_{ST})}Vi$$
(31)

According to the second operating mode in SOD and assuming that inductors' current ripple is negligible, (32) is obtained for the currents through capacitors C_1 and C_2 :

$$i_{C1} = i_{C2} = I_L$$
 (32)

In (32), IL is the inductors' average current. Using (2), (32), and equation $i_{C2} = C2$ (dV_{C2}/dt), the voltage ripple of capacitors is calculated as:

$$|\Delta \mathbf{v}_{c}| = \frac{(1 - D_{ST})T_{S}}{2C}I_{L}$$
(33)

Equation (33) shows the important role of I_L in calculation of capacitors' voltage ripple. By considering the current balance law in capacitors, the value of I_L is calculated as:

$$I_{L} = \frac{1 - D_{ST}}{2R_{L}(1 - 2D_{ST})^{2}} Vi$$
(34)

where R_L is the value of output resistive load. By replacing I_L from (33), $|\Delta V_C|$ is obtained as:

$$|\Delta v_{c}| = \frac{(1 - D_{ST})^{2}}{4R_{L}Cf_{s}(1 - 2D_{ST})^{2}}Vi$$
(35)

The voltage and current stress values are necessary factors in proper switch selection especially for practical circuits. By applying KCL and using (33), we have

$$i_{S1} = i_{S2} = i_{L1} + i_{L2} = 2i_L \tag{36}$$

According to (36), the maximum value for switch current (i_{S1},max, i_{S2},max) happens when inductors' current is in its maximum value. By using (31) and (34), we can write

$$i_{S1,max}=i_{S2,max}=\frac{(1-D_{ST})[L+R_L D_{ST}(1-2D_{ST})T_S]}{R_L L(1-2D_{ST})^2}Vi \quad (37)$$

For the calculation of maximum voltage stress on S1 (VS1,max) and S2 (VS2,max), KVL is applied and by using (14), we can write

$$V_{S1},max = V_{S2},max = V_S,max = 2(V_i + V_C) = \frac{2}{1 - 2D_{ST}}V_i$$
 (38)

In SOD, for determining appropriate values for capacitors used in the proposed converter we may use allowable voltage ripple range, x_c %, which is defined as

$$x_C \% = \frac{\left|\Delta v_C\right|}{V_C} \tag{39}$$

Replacing values of $|\Delta v_C|$ and V_C from (35) and (13) in (39), the rated value of capacitance according to allowable voltage ripple range is defined as

$$C = \frac{(1 - D_{ST})^2}{8R_L f_s D_{ST} (1 - 2D_{ST}) x_C \%}$$
(40)

By same way, by considering current ripple, the appropriate values of inductances can be calculated. Range of allowable current ripple, x_L %, is defined as:

$$x_L \% = \frac{\Delta i_L}{I_L} \tag{41}$$

Replacing the values of I_L and $|\Delta i_L|$ from (34) and (31) in (41), the rated value of inductances can be calculated as:

$$L = \frac{2R_L D_{ST} (1 - 2D_{ST})}{f_s x_L \%}$$
(42)

IV. CONTROL METHOD

Simple control technique based on pulse width modulation (PWM) is used to generate trigger pulses for switches. A triangular waveform is used as carrier signal with frequency fs and with magnitude of 1pu at time t=0 and 0pu at t=T/2 is used. Two signals V1 and V2 with constant magnitude are used to know ST state.

$$V_1 = D_{ST}, \quad V_2 = 1 - D_{ST} \tag{43}$$

Moreover, a sinusoidal signal (v_m) with frequency of f_s and magnitude of 1pu is compared with zero value to obtain a signal (w) with frequency of f_s :

$$\begin{cases} v_m < 0 \ w = 1 \\ v_m < 0 \ w = 0 \end{cases}$$
(44)

Signals m1 and m2 are obtained by Comparing triangular

wave forms with V_1 and V_2 . From this, the new signals ST_1 and ST_2 are obtained by using (45):

 $ST_1 = m_1 \wedge \bar{w} \quad ST_2 = m_2 \wedge w$ (45)

where " \land " is logical *AND* and \overline{u} is NOT operation of u. By using (45), the switching pulses (G_{s1} and G_{s2}) are extracted as:

If
$$D_2 > D_1$$
, $G_{s1} = w$, $G_{s2} = w > ST_2 = w > (m_2 \land w)$ (46)

If
$$D_1 > D_2$$
, $G_{s1} = w \lor ST_1 = w \lor (m_1 \land w)$, $G_{s2} = w$ (47)

where " \lor " is logical OR.

V. COMPARISON OF PROPOSED TOPOLOGY WITH CONVENTIONAL INVERTERS



Fig. 3 Theoretical comparison of proposed and conventional topologies; (a) boost factor (b) voltage stress on capacitors

Figs. 3 (a) and (b) give the comparison of boost factor, voltage stress of capacitors with ST duty cycle for proposed topology and conventional topologies. By increasing ST duty cycle, the boost factor is increased. From the figure, the proposed topology has more boost factor compared to others.

From Fig. 3 (b), the proposed topology has low voltage stress compared to other conventional topologies.

VI. SIMULATION RESULTS

In this section the results of proposed inverter are validated with simulation results by using software PSCAD/EMTDC. Later simulation results are compared with calculated values. The parameter values are given in Table I. And Vi=20V, RL= 14.66 Ω , f_s =10kHz, L=770\muH, C=470 μ F.



International Journal of Electrical, Electronic and Communication Sciences ISSN: 2517-9438 Vol:13, No:3, 2019



International Journal of Electrical, Electronic and Communication Sciences ISSN: 2517-9438 Vol:13, No:3, 2019



Fig. 5 Simulation waveforms for; $D_1 = 0.5, D_2 = 0.6$

TABLE I Parameter Values											
V_i	L	С	$x_L\%$	x _c %	R _L	R_L f_s		D_{st}			
20V	775µH	470µF	0.454	0.0096	14.66 Ω	10kHz	0.6	0.2			
TABLE II COMPARISON OF RESULTS FOR D1=D2=0.6											
Parameter				Calculated Simu		ulated	Simula error	tion (%)			
Positi	ve level o	f output v	oltage	33.33\	33.	25V	0.24				
Negat	ive level o	of output v	oltage	-3333	V -33.	.25V	0.24				
Average current of inductors				1.515A	1.5	00A	0.99				
I	nductor cu	ırrent ripp	le	0.688A	0.6	40A	6.9				
Induct	or voltage	e in ST zei	ro state	53.33	53.	15V	0.33				
Inductor voltage in non-ST zero state				-13.33	-13.	.26V	0.52				
Average value of voltage across capacitors			13.33V 13		32V	0.0	7				
Capacitor voltage ripple			0.129	0.1	30V	0.77					
TABLE III COMPARISON OF RESULTS FOR D1= 0.5, D2= 0.6 Simulation											
Parameter			Calcula	ted Sim	Simulated		error (%)				
Positive level of output voltage			26.66	V 26	.64V	0.07	75				
Negat	Negative level of output voltage			-26.66	V -26	5.70V	0.22	25			
Average current of inductors (I_L)			0.9967	A 0.	99A	0.67					
Ind	Inductor current ripple (ΔI_L)			0.66A	. 0.	62A	6.06				
Inductor voltage in ST zero state (v _L)			46.66	V 46	.56V	0.21					
Inductor voltage in non-ST zero state (v _L)			-6.66	/ -6.	-6.63V		0.45				
Average value of voltage across capacitors (v _c)			6.66\	6.	72V	1.35					
Capa	Capacitor voltage ripple (Δv_c)			0.092	V 0.0)87V	3.26				
TABLE IV Comparison of Voltage Stress on Capacitors and Boost Factor											

	SL-ZSI	QZSI	ZSI	SBI	CFSI	Half Bridge ZSI
Boost Factor	4	1.66	1.7	1.3	1.66	1.66
Voltage stress across capacitor (V _C)	40	40	27	27	33.2	13.33
Vc/Vi	2	2	1.3	1.3	1.66	0.66
Number of inductors	4	2	2	1	1	2
Number of Capacitors	2	2	2	1	1	2
Number of diodes	11	5	5	6	6	2

VII. CONCLUSION

In this paper, a topology for symmetrical and asymmetrical Z-source half-bridge inverter is presented. The different operating states of proposed inverter are studied. The current ripple of inductor and voltage ripple of capacitor are calculated. The proposed topology produces high voltage gain and capacitor voltage stress is less. The proposed topology produces symmetric and asymmetric voltages by variation of duty cycle with different magnitudes during negative and positive half-cycles. The proposed topology satisfies all characteristics of the conventional H-bridge inverter. Coincidence of simulation results with calculated values confirms the performance of proposed inverter.

ACKNOWLEDGMENT

We acknowledge our gratitude to University College of Engineering, JNTU Kakinada for their support in completion of this work.

REFERENCES

- B. Zhao, Q.G. Yu, Z.W. Leng, X.Y. Chen, "Switched Z-source isolated bidirectional dc-dc converter and its phase-shifting shoot-through bivariate coordinated control strategy", *IEEE Trans. Ind. Electron*, 2012pp.4657–4670.
- [2] F.Z. Peng, Z-source inverter, *IEEE Trans. Ind. Appl*,2003 pp.504–510.
- [3] F. Bradaschia, M.C. Cavalcanti, P.E.P. Ferraz, F.A.S. Neves, E.C.D. Santos, J.H.G.M. da Silva, "Modulation for three-phase transformerless Z-source inverter toreduce leakage currents in photo-voltaic systems", *IEEE Trans. Ind. Electron.*, 201, pp. 5385–5395.
- [4] M.S. Shen, A. Joseph, J. Wang, F.Z. Peng, D.J. Adams, "Comparison of traditional inverters and Z-source inverter for fuel cell vehicles", *IEEE Trans. Power Electron.*, 2007, pp.1453–1463.
- [5] D. Vinnikov, I. Roasto, "Quasi-Z-source-based isolated dc/dc converters for distributed power generation", *IEEE Trans. Ind. Electron.*, 2011, pp.192–201.
- [6] Y. Tang, S. Xie, C. Zhang, "An improved Z-source inverter", *IEEE Trans. PowerElectron.*,2011, pp.3865–3868.
- [7] J. Anderson, F.Z. Peng, "Four quasi-Z-source inverters", in: Proc. PESC, Rhodes, Greece, 2008, pp. 2743–2749.
- [8] M. Zhu, K. Yu, Fang, L. Luo, "Switched inductor Z-source inverter", IEEE Trans. Power Electron., 2010, pp. 2150–2158.
- [9] A. Ravindranath, S.K. Mishra, A. Joshi, "Analysis and PWM control of switched boost inverter", *IEEE Trans. Ind. Electron.* 2013, pp.5593– 5602.
- [10] S.S. Nag, S. Mishra, "Current-fed switched inverter", IEEE Trans. Ind. Electron., 2014,pp. 4680–4690.
- [11] L. Pan, "L–Z-source inverters", IEEE Trans. Power Electron., 2014, pp.6534–6543.
- [12] D. Vinnikov, A. Chub, and L. Liivik, "Asymmetrical quasi-Z-source half-bridge dc-dc converters," in *Proc. 9th Int. Conf. Compat. Power Electron.*, Caparica, Lisbon, Portugal, 2015, pp. 369–372.
- [13] W.M. Zhang, M.H. Deng, Y.Q. Pei, Z.A. Wang, "Design and optimization of high current power supply for electrochemistry", in: *Proc. IPEC*, Sapporo, Japan, 2010, pp. 86–91.
- [14] E. Babaei, E. Shokati Asl, M. Hasan Babayi, "Steady-state and smallsignal anal-ysis of high voltage gain half-bridge switched-boost inverter", *IEEE Trans. Ind. Electron.*, 2016, pp.3546–3553.
- [15] X. Hu, Z.Y. Ling, X.H. He, S.S. Chen, "Controlling transmission spectra of photonic crystals under electrochemical oxidization of aluminum", *J. Electrochem. Soc.*, 2009,pp.176–179.
- [16] X. Hu, Z.Y. Ling, T.L. Sun, X.H. He, "Tuning optical properties of photonic crystal of anodic alumina and the influence of electrodeposition", J. Electrochem. Soc., 2009, pp.521–524.
- [17] E. Babaei and E. Shokati Asl, "A new topology for Z-source half-bridge inverter with low voltage stress on capacitors," *Elect. Power Syst. Res.*, to be published, 2016.