

linearity and also the output impedance of current mirror. Second, they are used to apply the gain control voltage to the drain nodes of M1-M2 transistors. Therefore, by varying the drain-source voltages of M1 and M2 with respect to each other, the gain adjustment can easily be accomplished.

III. SIMULATION RESULTS

The Spectre RF simulations are performed with TSMC 0.18 μm standard CMOS technology. The proposed circuit draws 18 μW DC power from 0.9 V power supply. The control voltage of VC varied 10 mV over its 550 mV DC common mode component to adjust the mirroring gain of proposed structure.

The DC and AC transfer function of the presented structure is shown in Figs. 2 and 3, respectively. As depicted in these figures, the gain changes exponentially with control voltage. From Fig. 2, it can be observed that the current amplification/attenuation ratio is greater at higher DC currents. The reason behind this fact is that the value of α increases at higher DC currents. From Fig. 3, it can be found that the operating bandwidth of the structure is interestingly almost-constant and remains higher than 550 MHz for all operating gain settings. Fortunately, the operating bandwidth over power consumption is very high, which makes the circuit very suitable candidate for high-speed low-power applications.

The time domain behavior of proposed structure is depicted in Fig. 4, where, the sinusoidal signal with amplitude of 1 μA and the frequency of 10 MHz is applied to the input of structure. Again, Fig. 4 proves that the proposed circuit is stable and well-performs the current amplification at different gain settings.




Fig. 2 DC current transfer function at different gain settings

The current gain versus control voltage is depicted in Fig. 5. This figure shows that the current gain varies linearly (in dB scale) with control voltage, which is very interesting merit in variable gain amplifier structures. From Fig. 5, the claim that the current mirror structure can deliver more than 15dB linear-in-dB gain control range is defensible. This figure shows very little gain error of the proposed circuit. Another study that may show a strong value is to plot the 3-dB cutoff frequency of

structure at various gain settings. This plot is depicted in Fig. 6. This figure shows that, although the bandwidth remains almost constant over the various amplification gains, it linearly decreases as the current gain increases. Fig. 6 shows that the minimum operating bandwidth of the circuit starts from 550 MHz for maximum gain setting of about 9 dB and increases linearly up to 1.7 GHz for minimum gain setting of about -6 dB.




Fig. 3 The frequency performance of the presented adjustable gain current mirror




Fig. 4 The time domain output current waveforms for $I_{in,ac} = 1 \mu\text{A}$ at different gain settings




Fig. 5 The current gain versus control voltage




Fig. 6 The 3-dB bandwidth of proposed circuit versus current gain




Fig. 7 The harmonic distortion of proposed circuit at various current gains

The linearity performance of circuit is investigated through simulating HD2 and HD3 parameters. The HD2 and HD3 parameters at various current gains are plotted in Fig. 7. These plots show that, at balance condition ($M \approx 0$ dB), the HD2 and HD3 are well below -191 dB and -204 dB, respectively. This figure also shows that both HD2 and HD3 worsen when signal experience amplification or attenuation. Nevertheless, the HD2 and HD3 respectively remain below -144 dB and -176 dB at worst operating conditions of maximum gain setting, which are acceptable in most of the applications. The reduction of linearity when circuit leaves balance condition ($M \approx 1$), was however predictable. The reason is that at balance condition the circuit and its parameters and elements are best matched, which delivers the most available linearity. However, beyond this, some nonlinear effects arise that degrade the linearity performance of structure.

The noise performance of structure is depicted in Fig. 8. This figure plots the input referred noise current at different gain settings while the operating frequency is swept from 1 Hz to 2 GHz. In Fig. 9, the input referred noise current of circuit is plotted versus the current gain, changing the operating frequency from 1 kHz to 1 GHz. This figure shows that the input referred noise current of circuit decreases with increasing the current gain and operating frequency and remains less than 5 pA for operating frequencies higher than 1

MHz.




Fig. 8 The input referred noise performance of proposed circuit at various frequencies




Fig. 9 The input referred noise current versus current gain at different operating frequencies

The performance comparison of proposed structure with some other similar works is presented in Table I. As Table I shows, the proposed structure outperforms the other works in terms of operating frequency and dissipation power, substantially.

TABLE I
THE COMPARATIVE RESULTS OF THE PROPOSED WORK WITH SOME OTHER SIMILAR WORKS

Parameter	VDD (V)	3-dB BW (MHz)	Power (μ W)	Tuning Range (dB)	Process (μ m)
* [7]	1.5	1.7	45	*2	0.35 AMS
[11]	1.3	100	780	20	0.18 TSMC
This Work	1.8	550	18	15	0.18 TSMC

* Evaluated from Fig. 3

* Measurement Results

IV. CONCLUSION

A high speed, low voltage, low power tunable gain current mirror was presented in this paper. The performance of structure was shown with simulation using TSMC 0.18 μ m technology. The simulations proved the well operation of the

proposed structure.

REFERENCES

- [1] Fallah, M. and MiariNaimi, H. "A novel low voltage, low power and high gain operational amplifier using negative resistance and self cascode transistors", *IJE TRANSACTIONS C: Aspects*, Vol. 26, No. 3 (March 2013), 303-308.
- [2] Babaei Sedaghat, S., Karimi, G. and Banitalebi, R. "A low voltage full-band folded cascoded UWB LNA with feedback topology", *IJE TRANSACTIONS A: Basics*, Vol. 28, No. 1 (January 2015), 66-73.
- [3] Singh, S. V., Tomar, R. S. and Chauhan, D. S. "A new trans-admittance-mode biquad filter suitable for low voltage operation", *IJE TRANSACTIONS C: Aspects*, Vol. 28, No. 12 (December 2015), 1738-1745.
- [4] J. Ramirez-Angulo, C. Durbha, A. J. Lopez-Martin, and R. G. Carvajal, "Highly linear wide tuning range CMOS transconductor operating in moderate inversion", *IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)*, 2004, pp. 1-805-8 Vol.1, doi: 10.1109/ISCAS.2004.1328317
- [5] A. Zeki and A. Toker, "Tunable linear CMOS current mirror", *Analog Integrated Circuits and Signal Processing*, vol. 50, no. 3, pp. 261-269, 2007.
- [6] J. Ramirez-Angulo, S. R. S. Garimella, A. J. López-Martin, and R. G. Carvajal, "Gain programmable current mirrors based on current steering", *Electronics Letters*, vol. 42, no. 10, p. 559, 2006.
- [7] C. Laoudias and C. Psychalinos, "Low-voltage CMOS adjustable current mirror", *Electronics Letters*, vol. 46, no. 2, p. 124, 2010.
- [8] Z. Wang and W. Guggenbühl, "Adjustable bidirectional MOS current mirror/amplifier", *Electronics Letters*, vol. 25, no. 10, pp. 673-675, 1989.
- [9] A. K. Gupta, J. W. Haslett, and F. N. Trofimenkoff, "A wide dynamic range continuously adjustable CMOS current mirror", *IEEE Journal of Solid-State Circuits*, vol. 31, no. 8, pp. 1208-1213, 1996.
- [10] Asemani, M., Ardeshir, G. and Razmjooei, D., "Improving linearity of cmos variable-gain amplifier using third-order intermodulation cancellation mechanism and intermodulation distortion sinking techniques", *IJE TRANSACTIONS B: Applications*, Vol. 30, No. 2 (February 2017), 192-198.
- [11] B. Sedighi and M. Sharif Bakhtiar, "Variable gain current mirror for high-speed applications", *IEICE Electronics Express*, vol. 4, no. 8, pp. 277-281, 2007.



Hassan Faraji Baghtash was born in Miandoab, Iran, in 1985. He received the B.Sc. degree from Urmia University in 2007, and M.Sc. and Ph.D. degrees both from Iran University of Science and Technology (IUST), Tehran, Iran in 2009, and 2014 in respectively, all in electronics engineering.

He was with IUST Electronic Research Center Group, from 2007 to 2010 as a Researcher, and Science and Research Branch, Islamic Azad University from 2011 to 2015, as a Fellow Lecturer. He joined Sahand University of Technology, Tabriz, Iran as an Assistant Professor in 2015. He is the author or coauthor of more than 30 national and international papers and also collaborated in several research projects and has a registered Iranian patent. Dr. Faraji Baghtash was selected as distinguished researcher of the IUST in 2011. His current research interests include current mode/voltage mode analog integrated circuit design, low voltage, low power circuit and systems, analog microelectronics and digital system design.