Characterization of the LMOS with Different Channel Structure

Hung-Pei Hsu, Jyi-Tsong Lin, Po-Hsieh Lin, Cheng-Hsien Chang, Ming-Tsung Shih, Chan-Hsiang Chang, Shih-Chuan Tseng, Min-Yan Lin, and Shih-Wen Hsu

Abstract—In this paper, we propose a novel metal oxide semiconductor field effect transistor with L-shaped channel structure (LMOS), and several type of L-shaped structures are also designed, studied and compared with the conventional MOSFET device for the same average gate length ($L_{\rm avg}$). The proposed device electrical characteristics are analyzed and evaluated by three dimension (3-D) ISE-TCAD simulator. It can be confirmed that the LMOS devices have higher on-state drain current and both lower drain-induced barrier lowering (DIBL) and subthreshold swing (S.S.) than its conventional counterpart has. In addition, the transconductance and voltage gain properties of the LMOS are also improved.

Keywords—Average gate length (L_{avg}), drain-induced barrier lowering (DIBL), L-shaped channel MOSFET (LMOS), subthreshold swing (S.S.).

I. INTRODUCTION

R ECENTLY, bulk Silicon device has faced a scaling down challenge [1]-[4]. In order to overcome this issue, the research of vertical MOSFET and FinFET has been concerned. But these structures are all straight-line channel device, which always focuses on severe short-channel effects (SCEs) such as large drain induce barrier lowering (DIBL) and large leakage current. Also, the self-alignment requirement is strongly concerned for the short channel device. Therefore, the non-straight-line channel device has been studied [5]. However, there is no paper analyzing the electrical factors for non-straight-line channel devices with different channel structure. In this work, we propose five different channel structures of L-shaped MOSFETs named LMOS, which have the same average channel length (L_{avg}) but smaller drain side channel length (L_d) as shown in Fig. 2. It is worthwhile noting that the fabrication of LMOS devices and conventional MOSFETs are the same. That means L-shaped MOSFETs are easy to be made by fully compatible CMOS technology. Compared with a conventional MOSFET with its channel direction of (100) named Con100, the simulation results show that at the different location of the source/drain terminal, LMOS devices possibly increase their on-state drain current $(I_{\rm on})$ and reduce both their drain induce barrier lowering (DIBL) and subthreshold swing (S.S.). On the other hand, the simulation results exhibits that LMOS devices have higher transconductance and voltage gain (A_v) compare with a

The authors are with the Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung 80424, Taiwan, R.O.C. (phone: (+886) 7-5252000, ext: 4122, fax: (+886) 7-5254199, e-mail: jtlin@ee.nsysu.edu.tw).

conventional MOSFET with the same channel direction of (010) named Con010. Furthermore, due to the L-shaped structure reduces the encroachment of the drain electrical-field, LMOS reveals a better gate controllability than the conventional devices do.




Fig. 1 Schematic of L-shaped channel MOSFET (LMOS). The parameters for LMOS are $W_{\rm channel}$ =40nm, $L_{\rm avg}$ =80nm, $L_{\rm min}$ =40nm, $G_{\rm OX}$ =1nm, $T_{\rm si}$ =50nm, and $G_{\rm OX}$ =40nm




Fig. 2 Different types of LMOS with channel parallel X-Y axis and $L_{\rm d}$ =(A) 0nm, (B) 10nm, (C) 20nm, (D) 30nm, (E) 40nm respectively. The parameters for LMOS are $W_{\rm channel}$ =40nm, $L_{\rm avg}$ =80nm, $L_{\rm min}$ =40nm, $G_{\rm OX}$ =1nm, $T_{\rm si}$ =50nm, and $B_{\rm OX}$ =40nm

II.SIMULATION DETAILS AND DEVICE STRUCTURE

We used ISE-TCAD DEVICE and DESSIS to simulate the devices proposed in this paper as shown in Figs. 1 and 2. The

generation and recombination models we used including Shockley-Read-Hall (SRH), auger avalanche, band-to-band tunneling (BTBT). The substrate that we used was $T_{\rm si}$ =50nm Silicon film thickness on the top of a 40nm BOX with channel width $W_{\text{channel}} = 40 \text{nm}$. The minimum gate length (L_{\min}) of LMOS devices are 40nm and their average gate length (L_{avg}) are all =80nm, which is doped 2×10^{18} cm⁻³ (boron). N-type doping in source/drain is the same at $1{\times}10^{20} \text{cm}^{\text{-}3}$ (Arsenic). It should be noted that all LMOS and conventional devices in this paper have same L_{avg} but different L_d which is the length from drain terminal to the corner of L-shape and we named it as the drain side channel length (L_d) .




Fig. 3 Simulated I_D - V_G curves for the conventional and LMOS devices with $V_{\rm DS}$ =1V

Gate Voltage V_G (V)

0.5

1.0

0.0

40

20

0

-0.5




Fig. 4 Simulated I_D - V_D curves for the conventional and LMOS devices with $V_{\rm GS} = 1 \text{V}$

III. RESULTS AND DISCUSSION

Fig. 3 shows the I_D - V_G characteristics of traditional devices and LMOS devices with $V_{\rm DS}$ =1V. It is clear that LMOS have higher on-state drain current (I_{on}) compared with the traditional devices. Because L-shaped MOSFETs have smaller drain side channel length (L_d) at the same average channel length (L_{avg}) and at the same body volume, the electron is easy to pass the channel and it cause higher I_{on} .

Fig. 4 shows the I_D - V_D characteristics of LMOS devices at L_{avg} =80nm. It is observed that the drain current (I_{D}) of L-shaped MOSFETs are higher than that of conventional devices with $V_{\rm GS}$ =1V. As we know the current (I) is defined as I = V / R. Thus, when the drain side channel length (L_d) is getting longer the resistance of the $L_{\rm d}$ ($r_{\rm dc}$) is decreased. Also, the drain current of LMOS is higher than those of the conventional devices.




Fig. 5 The DIBL characteristics of conventional and LMOS devices with $V_{\rm DS} = 1$ (V)




Fig. 6 The S.S. characteristics of conventional and LMOS devices with VDS =1 (V)

Fig. 5 shows the simulation results of DIBL effect. Here, it is easy to perceive the contrast between straight-line channel and L-shaped channel. Although Con010 and LMOS-E (E) has equivalent $L_{\rm avg}$ =80nm and parallel channel, E has the shortest channel length between drain and source, which is $L_{\rm d}$ =40nm. Because of the short channel effects (SCEs), the DIBL of the LMOS-E is higher than Con010. On the other hand, LMOS-A has a shorter source side channel length named $L_{\rm s}$ =40nm and Con100 has only average channel length $L_{\rm avg}$ =80nm. Due to the SCEs, the DIBL of the LMOS-A is high. Compared to A, E, LMOS-B (B), LMOS-C (C), and LMOS-D (D) when channel structure is winding, drain voltage is not easy to impact source so that the DIBL induced in turn for the B, C, and D, structures are lower than those of A and E structures.

The subthreshold swing (S.S.) is plotted in the Fig. 6. When the MOSFET devices depletion area is increased, $V_{\rm G}$ is difficult to control the carrier in the channel and the S.S. is increased. In these LMOS devices, when the drain side channel length ($L_{\rm d}$) is getting longer, the depletion area at the drain side is decreased. For this reason, as the $L_{\rm d}$ is extended, the S.S. is also decreased.




Fig. 7 The $g_{\rm m}$ - $V_{\rm G}$ characteristics of conventional and LMOS devices with $V_{\rm DS}$ =1 (V)




Fig. 8 The $g_{\rm d^-}V_{\rm G}$ characteristics of conventional and LMOS devices with $V_{\rm DS}$ =1 (V)




Fig. 9 The $g_{\rm m}/g_{\rm d}$ versus $V_{\rm G}$ characteristics of conventional and LMOS devices with $V_{\rm DS}=1$ (V)

Fig. 7 presents the $g_{\rm m}$ - $V_{\rm G}$ characteristics of the conventional and LMOS devices. Because LMOSs have $L_{\rm d}$ regions, the gate controllability over the depletion region is better than those of conventional devices. Therefore, the $g_{\rm m}$ characteristics of LMOSs are improved.

Fig. 8 shows the $g_{\rm d}$ - $V_{\rm D}$ characteristics of the conventional and LMOS devices. When $V_{\rm D}$ is small, the value of $g_{\rm d}$ is become higher for each devices. Because the $I_{\rm D}$ of LMOS devices are larger than those of the traditional device, a bigger value of $g_{\rm d}$ is observed. On the other hand, we know that the $r_{\rm o}$ is defined as $r_{\rm o} = 1$ / $g_{\rm d}$. For this reason, as the $g_{\rm d}$ of the LMOS becomes larger, the value of the $r_{\rm o}$ is smaller than the conventional one.

Fig. 9 demonstrates the $g_{\rm m}/g_{\rm d}$ versus $V_{\rm G}$ characteristics of the conventional and LMOS devices with $L_{\rm avg}$ =80nm. This is the most important analog parameter of the devices. It is observed that the highest value of voltage gain $(A_{\rm v})$ is the LMOS-D, and other device's $A_{\rm v}$ are higher than Con010. It means that the L-shaped channel structures are of a good method to reduce DIBL effect and increase device current drive $I_{\rm D}$.

IV. CONCLUSION

In this work, we have analyzed the characteristics of five different devices with L-shape channel called LMOS. According to the 3D simulation result, such as $I_{\rm ON}$, DIBL, and S.S. of LMOS are better than those of the conventional counterpart. This can be attributed to the location and orientation of the multi-type source/drain terminals. In addition, owing to the $g_{\rm m}$ and $A_{\rm vi}$ of LMOS are significantly increased, these L-shape channel schemes can be used for the nano CMOS technology to increase device performance and system integration density with reduced short-channel effect.

ACKNOWLEDGMENT

The authors would like to thank the National Center for High-performance Computing (NCHC) for computer time and facilities.

REFERENCES

- X. Sun and T.-J. King Liu, "Scale-Length Assessment of the Trigate Bulk MOSFET Design," IEEE Trans. Electron Devices, vol. 56, no 11, pp. 2840-2842, Nov, 2009.
 R. A. Vega and T.-J. K. Liu, "Three_Dimensional FinFET Source_Drain
- [2] R. A. Vega and T.-J. K. Liu, "Three_Dimensional FinFET Source_Drain and Contact Design Optimization Study," IEEE Trans. Electron Devices, vol. 56, no 7, pp. 1482-1492, July, 2009..
- [3] B. Ramadout and G.-N. Lu et al., "Multigate MOSFET in a Bulk Technology by Integrating Polysilicon-Filled Trenches," IEEE Electron Device, vol. 30, no 12, pp. 1350-1352, Dec, 2009..
 [4] P. Magnone and A. Mercha et al, "Matching Performance of FinFET
- [4] P. Magnone and A. Mercha et al, "Matching Performance of FinFET Devices With Fin Widths Down to 10 nm," IEEE Electron Device Lett, vol. 30. no 12, pp. 1374-1376, Dec, 2009..
- [5] J.-T. Lin and P.-H. Lin, IEEE "Characterization of a New L-shaped MOSFET for Future Deca Nano Application," International Conference on Microelectronics, Serbia, 2012.