# Optimal Placement of Processors based on Effective Communication Load 

A. R. Aswatha, T. Basavaraju, and N. Bhaskara Rao


#### Abstract

This paper presents a new technique for the optimum placement of processors to minimize the total effective communication load under multi-processor communication dominated environment. This is achieved by placing heavily loaded processors near each other and lightly loaded ones far away from one another in the physical grid locations. The results are mathematically proved for the Algorithms are described.


Keywords—Ascending Sort Index Vector, Effective Communication Load, Effective Distance Matrix, Optimal Placement, Sorting Order.

## I. Introduction

OPTIMUM placement of VLSI blocks has been extensively studied and various solutions are provided [1], [2] for different requirements. In this paper we consider the efficiency of communication as the main criterion while placing the VLSI blocks (say Processors).

When several processors are to be placed in a grid layout, their location can be chosen to minimize the overall effective Communication Load among them. This maximizes the total traffic transportation in a given time.

## II. Single Line Placement

The Processors are to be uniformly located on a single line grid as shown in fig. 1 at L1, L2, L3, ... $\mathrm{L}_{\mathrm{N}}$. The physical distance between adjacent grids is taken as 1 unit.


Fig. 1 Location of Processors
Thus, the different distances are,
$D_{12}=1, D_{13}=2, D_{1 N}=N-1$ and so on. The distance between the j th and k th location is given by,

$$
\begin{align*}
& D_{j k}=|k-j|  \tag{1}\\
& \text { with } D_{k k}=0
\end{align*}
$$

Let $P_{1}, P_{2}, \ldots, P_{N}$ be the given processors. The communication among the processors is assumed to be of Broad-Cast type and the traffic from one processor to other processors is assumed to be known as follows:
$T_{j k}=$ is the broad cast traffic load to be transported from $j$ to k . $\mathrm{T}_{\mathrm{jj}}$ is obviously zero. The unit of traffic load can be bytes or packets or frames. The traffic load represents the amount of data to be transported say from the output buffer of a processor.

Important assumption: We assume that the traffic load from a specific source processor to all other processors is of the same magnitude. This value is denoted by $\mathrm{T}_{\mathrm{j}}$ for Processor $P_{j}$ for $j=1$ to $N$ and is written as,
$\mathrm{T}_{1}=\mathrm{T}_{12}=\mathrm{T}_{13}=\ldots=\mathrm{T}_{1 \mathrm{~N}}$
$\mathrm{T}_{2}=\mathrm{T}_{21}=\mathrm{T}_{23}=\ldots=\mathrm{T}_{1 \mathrm{~N}}$

$$
\begin{equation*}
T_{j}=T_{j 1}=T_{j 2}=\ldots=T_{j N} \quad\left(w i t h \quad T_{j j}=0\right) \tag{2}
\end{equation*}
$$

But, $T_{1}, T_{2}, T_{3}$ etc are generally different from one another. Here, $T_{j}$ is the traffic load of Processor $P_{j}$.

## III. Effective Communication Load

We define the Effective Communication Load of each processor as follows.
For Processor $\mathrm{P}_{1}$,
$\mathrm{E}_{1}=\mathrm{T}_{12} \cdot \mathrm{D}_{12}+\mathrm{T}_{13} \cdot \mathrm{D}_{13}+\ldots+\mathrm{T}_{1 \mathrm{~N}} \cdot \mathrm{D}_{1 \mathrm{~N}}$
For Processor $P_{2}$,
$E_{2}=T_{21} \cdot D_{21}+T_{23} \cdot D_{23}+\ldots+T_{2 N} \cdot D_{2 N}$
For Processor $\mathrm{P}_{\mathrm{k}}$,

$$
\begin{gather*}
E_{k}=T_{k 1} \cdot D_{k 1}+T_{k 2} \cdot D_{k 2}+\ldots+T_{k N} \cdot D_{k N} \text { that is } \\
E_{k}=\sum_{j=1}^{N} T_{k j} \cdot D_{k j} \tag{3}
\end{gather*}
$$

Here, each product term represents the traffic load from the source to the destination multiplied by the corresponding distance. This is a metric that represents the transportation burden of that path. The sum of the products gives the total effective load for that Processor.

Thus $E_{k}$ gives the Effective Communication Load for Processor $\mathrm{P}_{\mathrm{k}}$. The Effective Communication Load (ECL) also represents the energy consumed in transporting the traffic loads through corresponding distances, because, the power required is proportional to the traffic load and the time required is proportional to the distance of travel. Thus the 'traffic-load distance' product represents Energy.

## IV. ObJective of the Paper

The sum of ECL's of each processor is given by Eq.(3) and the overall total is given by,

$$
\begin{equation*}
E=E_{1}+E_{2}+\ldots+E_{N}=\sum_{j=1}^{N} \sum_{k=1}^{N} E_{j k} \tag{4}
\end{equation*}
$$

Our objective is to find the optimum placement of given Processors at proper locations to minimize E (the total Effective communication Load for the entire system) as given by Eq.(4).

## V. Basic Principle

The basic principle is to place the heavily loaded Processors nearer to each other and lightly loaded ones far away from one another. In other words, higher the traffic load value, lower should be the distance covered by that load and vice-versa. Now the Effective Communication Load of Processor $\mathrm{P}_{1}$, using Eqs.(3) and (2) is,

$$
\begin{aligned}
\mathrm{E}_{1} & =\mathrm{T}_{12} \cdot \mathrm{D}_{12}+\mathrm{T}_{13} \cdot \mathrm{D}_{13}+\ldots+\mathrm{T}_{1 \mathrm{~N}} \cdot \mathrm{D}_{1 \mathrm{~N}} \\
& =\mathrm{T}_{1} \cdot \mathrm{D}_{12}+\mathrm{T}_{1} \cdot \mathrm{D}_{13}+\ldots+\mathrm{T}_{1} \cdot \mathrm{D}_{1 \mathrm{~N}}+ \\
& =\mathrm{T}_{1} \cdot\left(\mathrm{D}_{12}+\mathrm{D}_{13}+\ldots+\mathrm{D}_{1 \mathrm{~N}}\right)
\end{aligned}
$$

Similarly, for $\mathrm{P}_{\mathrm{j}}$,
$E_{j}=T_{j} .\left(D_{j 1}+D_{j 2}+\ldots+D_{j N}\right)$
This is rewritten as,

$$
\begin{equation*}
E_{j}=T_{j} \cdot D_{j} \tag{5}
\end{equation*}
$$

where

$$
\begin{equation*}
D_{j}=D_{j 1}+D_{j 2}+\ldots+D_{j N} \tag{6}
\end{equation*}
$$

Now the overall total Effective Communication Load can be expressed using Eqs. (4) and (5) as,
$E=T_{1} \cdot D_{1}+T_{2} \cdot D_{2}+\ldots+T_{j} \cdot D_{j}+\ldots+T_{N} \cdot D_{N}$
That is,

$$
\begin{equation*}
E=\sum_{j=1}^{N} T_{j} \cdot D_{j} \tag{7}
\end{equation*}
$$

Thus E is the scalar product of two vectors T and D given by,

$$
\begin{gather*}
\mathrm{T}=\left[\begin{array}{lllll}
\mathrm{T}_{1} & \mathrm{~T}_{2} & \cdot & \cdot & \mathrm{~T}_{\mathrm{N}}
\end{array}\right]  \tag{8}\\
\mathrm{D}=\left[\begin{array}{llll}
\mathrm{D}_{1} & \mathrm{D}_{2} & \cdot & \cdot \\
\mathrm{D}_{\mathrm{N}}
\end{array}\right] \tag{9}
\end{gather*}
$$

Please note that $T_{j}$ gives the traffic load of Processor $P_{j}$ and $D_{j}$ gives the distance to be covered from location $L_{j}$.

Our objective is to minimize E by properly placing the Processors such that when $T_{k}$ is maximum, $D_{k}$ is minimum and vice versa. If T is in the descending order, D has to be in the ascending order. This means, the sort order of $T$ should be opposite to that of $D$.

## VI. Values of Vector D

Consider the case when $\mathrm{N}=4$ as shown in Fig. 2.
Here $D_{12}=1, D_{13}=2$ and $D_{14}=3$. Therefore,
$D_{1}=1+2+3=6$
Similarly,
$\mathrm{D}_{2}=\mathrm{D}_{21}+\mathrm{D}_{23}+\mathrm{D}_{24}=1+1+2=4$
$\mathrm{D}_{3}=\mathrm{D}_{31}+\mathrm{D}_{32}+\mathrm{D}_{34}=2+1+1=4$
$\mathrm{D}_{4}=\mathrm{D}_{41}+\mathrm{D}_{42}+\mathrm{D}_{43}=3+2+1=6$

Therefore when $\mathrm{N}=4$,

$$
\mathrm{D}=\left[\begin{array}{llll}
6 & 4 & 4 & 6 \tag{10}
\end{array}\right]
$$

Similarly when $\mathrm{N}=5$,

$$
\mathrm{D}=\left[\begin{array}{lllll}
10 & 7 & 6 & 7 & 10 \tag{11}
\end{array}\right]
$$

In general, for a given N , the k th element of D , designated as $D_{k}$ is given by,

$$
\begin{equation*}
\mathrm{D}_{\mathrm{k}}=\frac{1}{2}[(\mathrm{~N}-\mathrm{k})(\mathrm{N}-\mathrm{k}+1)+\mathrm{k}(\mathrm{k}-1)] \tag{12}
\end{equation*}
$$

For $\mathrm{k}=1,2, \ldots \mathrm{~N}$.


Fig. 2 Distances among Processors

The minimum of D occurs at position $(\mathrm{N}+1) / 2$ in vector D , when N is odd. When N is even there are 2 equal minimums at positions $\mathrm{N} / 2$ and ( $\mathrm{N} / 2$ ) +1 .

## VII. Ascending Sort Index of Vector D

The Ascending Sort Index Vector (ASIV) of a given vector gives the positions of the smallest element, then the next smallest element and so on in the ascending order. A given vector and its ASIV have the same size. Let
$G=[G(1) G(2) \ldots G(N)]$
be the ASIV of D , then the elements of G are determined as follows.
$\mathrm{G}(1)=$ Position of the smallest element of D in D.
$G(2)=$ Position of the second smallest element of D in D.
$G(k)=$ Position of the $k$ th smallest element of $D$ in $D$.
$G(N)=$ Position of the largest element of $D$ in $D$.
When two elements of $D$ are equal say at positions $i$ and $j$ with $j>i$ and if $D_{i}$ is the $k$ th smallest element of $D$, then $D_{j}$ is taken as the next smallest element of D for the purpose of ordering. Therefore $G(k)=D_{i}$ and $G(k+1)=D_{j}$.
Since position j in vector D represents the j th Location, $\mathrm{L}_{\mathrm{G}(\mathrm{k})}$ is the Location having the k th smallest distance to other locations. That is,
$\mathrm{L}_{\mathrm{G}(1)}=$ Location having the smallest distance to others.
$\mathrm{L}_{\mathrm{G}(2)}=$ Location having the next smallest distance to others.
$\mathrm{L}_{\mathrm{G}(\mathrm{N})}=$ Location having the largest distance to others.

G is basically a Permutation Vector. When D is permuted according to $\mathrm{G}, \mathrm{D}$ gets sorted in the ascending order. The permutation operation is carried as follows.
For $\mathrm{j}=1,2, \ldots \mathrm{~N}$ Let
$F(j)=D(G(j))$
Then, from the definition of $G$, we know that
$F(1)=$ smallest element of $D$.
$F(2)=$ next smallest element of $D$.
$F(N)=$ largest element of $D$.
Therefore $F$ is the ascending sorted version of $D$.
Thus ASIV of a given vector represents the ascending sort order of that vector. From Eq.(10), the ASIV of D for N=4, written as, $\operatorname{ASVI}(\mathrm{D})$ is given by,
$\mathrm{G}=\mathrm{ASIV}(\mathrm{D})=\operatorname{ASIV}\left(\left[\begin{array}{llll}6 & 4 & 4 & 6\end{array}\right]\right)=\left[\begin{array}{llll}2 & 3 & 1 & 4\end{array}\right]$
For $\mathrm{N}=5$,
$\mathrm{G}=\operatorname{ASIV}(\mathrm{D})=\operatorname{ASIV}\left(\left[\begin{array}{lllll}10 & 7 & 6 & 7 & 10\end{array}\right]\right)$

$$
=\left[\begin{array}{lllll}
3 & 2 & 4 & 1 & 5 \tag{14}
\end{array}\right]
$$

Because of the symmetric nature of vector D, (see Eqs (10) and (11) ) the elements of G which is the AVIS of D can be determined and it can be shown that $\mathrm{G}[\mathrm{k}]=\mathrm{k}$ th element of G is given by,
$\mathrm{G}[\mathrm{k}]=(\mathrm{N}+\mathrm{k}) / 2$ when N and k are both odd or both even , and $\mathrm{G}[\mathrm{k}]=(\mathrm{N}+1-\mathrm{k}) / 2$ when N odd and k even or vice-versa.

## VIII. Descending Sort Index of Vector T

The Descending Sort Index Vector (DSIV) of a given vector gives the positions of the largest element, then the next largest element and so on in that order. A given vector and its DSIV have the same size. Let
S = [ S(1) S(2) . . S(N) ]
be the DSIV of the given vector $T$. Then,
$\mathrm{S}(1)=$ Position of the largest element of T in T .
$\mathrm{S}(2)=$ Position of the second largest element of T in T .
$\mathrm{S}(\mathrm{k})=$ Position of the k th largest element of T in T .
$\mathrm{S}(\mathrm{N})=$ Position of the smallest element of T in T .
Since position $j$ in vector $T$ represents the $j$ th processor,
$\mathrm{P}_{\mathrm{S}(\mathrm{k})}$ is the processor having the k th largest traffic load. That is,
$\mathrm{P}_{\mathrm{S}_{(1)}}=$ Processor having the largest traffic load.
$\mathrm{P}_{\mathrm{S}(2)}=$ Processor having the second largest traffic loads.
$\mathrm{P}_{\mathrm{S}(\mathrm{N})}=$ Processor having the smallest traffic load.

## Example 1:

Let $\mathrm{N}=5$ and
$\mathrm{T}=\left[\begin{array}{lllll}50 & 60 & 70 & 80 & 90\end{array}\right]$
Elements of T give the traffic loads of Processors
$\mathrm{P}_{1}, \mathrm{P}_{2}, \ldots \mathrm{P}_{\mathrm{N}}$ in that order. Now by inspection, S=DSIV(T) = [ $\left.\begin{array}{lllll}5 & 4 & 3 & 2 & 1\end{array}\right]$
This means $\mathrm{P}_{5}$ has the largest traffic load, $\mathrm{P}_{4}$ has the next highest traffic and so on. The ASIV of D when $\mathrm{N}=5$ as given by Eq.(14) is reproduced here,
$\mathrm{G}=\mathrm{ASIV}(\mathrm{D})=\left[\begin{array}{lllll}3 & 2 & 4 & 1 & 5\end{array}\right]$

From the basic principal of minimization of dot product, we know that DSIV(T) should match with ASIV(D). Writing one vector below the other we get,
S=DSIV(T) $=\left[\begin{array}{lllll}5 & 4 & 3 & 2 & 1\end{array}\right]=$ order of Processors.
$\mathrm{G}=\mathrm{ASIV}(\mathrm{D})=\left[\begin{array}{lllll}3 & 2 & 4 & 1 & 5\end{array}\right]=$ order of Locations.
From this, we see that
$P_{5}$ should be placed at location 3.
$\mathrm{P}_{4}$ should be placed at location 2 .
$P_{1}$ should be placed at location 5 .
Therefore the general rule is,
place Processor $\mathrm{P}_{\mathrm{S}(\mathrm{k})}$ at Location $\mathrm{L}_{\mathrm{G}(\mathrm{k})}$ for $\mathrm{k}=1,2, . . \mathrm{N}$

## IX. Optimum Placement Algorithm

## To place $\mathbf{N}$ processors for minimum ECL:

1. Get the T vector from the given traffic load data.
2. Calculate the D vector from Eq.(12).
3. Find the DSIV of T by a suitable sorting algorithm (say Bubble sort) and call it S. That is, get S=DSIV(T).
4. Similarly, get $G=A S I V(D)$
5. place Processor $\mathrm{P}_{\mathrm{S}(\mathrm{k})}$ at Location $\mathrm{L}_{\mathrm{G}(\mathrm{k})}$ for $\mathrm{k}=1,2, . . \mathrm{N}$

## X. Optimum Placement on a 2-Dimensional Grid

Consider a 2-D grid of M rows and N columns as shown in Fig. 3. The Locations of the grid points are marked as 11, $12, \ldots$ and so on. The total manhattan distance to be covered by a given node to reach all other nodes depends on the position of the node. Let the node under consideration be at location ( $\mathrm{r}, \mathrm{c}$ ) where $\mathrm{r}=$ row value and $\mathrm{c}=$ column value of the node position. Then the total distance from this node to all other nodes is given by,

$$
D(r, c)=\sum_{i=1}^{M} \sum_{j=1}^{N}(|c-j|+|r-i|)
$$

for $r=1,2, \ldots M$ and $c=1,2, \ldots N$
After the summation, this equation can be expressed as

$$
\begin{align*}
\mathrm{D}(\mathrm{r}, \mathrm{c}) & =\frac{1}{2}\{\mathrm{M} \cdot[\mathrm{c}(\mathrm{c}-1)+(\mathrm{N}-\mathrm{c})(\mathrm{N}-\mathrm{c}+1)]\}  \tag{16}\\
& +\frac{1}{2}\{\mathrm{~N} \cdot[\mathrm{r}(\mathrm{r}-1)+(\mathrm{M}-\mathrm{r})(\mathrm{M}-\mathrm{r}+1)]\}
\end{align*}
$$

For optimum placement, we need to know the position of smallest $\mathrm{D}(\mathrm{r}, \mathrm{c})$, next smallest $\mathrm{D}(\mathrm{r}, \mathrm{c})$ and so on. To determine this, we mark the smallest value by metric 1 , next smallest by 2 and so on. Consider the Example of a $3 x 7$ grid. The smallest distance occurs at the center of the


Fig. 3 Location of Processors in a 2-D grid
grid and the next smallest at the immediate neighborhood and so on as shown in Fig. 4. We call these distances as effective distances.

| 5 | 4 | 3 | 2 | 3 | 4 | 5 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 4 | 3 | 2 | 1 | 2 | 3 | 4 |
| 5 | 4 | 3 | 2 | 3 | 4 | 5 |

Fig. 4 Distribution of Distances when rows =odd and columns=odd
Thus the table of Fig. 4 gives the effective distance matrix ED. For this ED, the ASIV is given by,
G=ASVI(ED)=[ $(2,4)(2,3)(1,4)(2,5)(3,4) \ldots(3,7)]$
The size of G is 15 ( which is equal to MxN ).
$\mathrm{G}[1]$ gives the position of the smallest element of D .
G[2] gives the position of the next smallest element of D.

## $\mathrm{G}[15]$ gives the position of the largest element of D .

## The nature of ED matrix

When the no of rows of the grid M is odd and the no of columns N is odd, the center of the grid area is at row $(\mathrm{M}+1) / 2$ and column $(\mathrm{N}+1) / 2$ as in Fig 4 . In this case the ij th element of ED is given by,

$$
\begin{equation*}
E D(i, j)=1+\left|i-\frac{1}{2}(M+1)\right|+\left|j-\frac{1}{2}(N+1)\right| . \tag{17}
\end{equation*}
$$

When M and N are both even, the center of the grid is represented by 4 grids as shown in Fig. 5.

| 4 | 3 | 2 | 2 | 3 | 4 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 1 | 2 | 3 |
| 3 | 2 | 1 | 1 | 2 | 3 |
| 4 | 3 | 2 | 2 | 3 | 4 |

Fig. 5 Distribution of Distances when rows =even and columns=even

In this case, the ij th element of ED matrix is given by,

$$
\begin{equation*}
E D(i, j)=\left|i-\frac{1}{2}(M+1)\right|+\left|j-\frac{1}{2}(N+1)\right| \tag{18}
\end{equation*}
$$

When $\mathrm{M}=$ odd and $\mathrm{N}=$ even, the ED matrix appears as shown in Fig. 6.

| 4 | 3 | 2 | 2 | 3 | 4 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 1 | 2 | 3 |
| 4 | 3 | 2 | 2 | 3 | 4 |

Fig. 6 Distribution of Distances when Rows =odd and columns=even In this case, the ij th element of ED matrix is given by,

$$
\begin{equation*}
\mathrm{ED}(\mathrm{i}, \mathrm{j})=\left|\mathrm{i}-\frac{1}{2}(\mathrm{M}+1)\right|+\left|\mathrm{j}-\frac{1}{2}(\mathrm{~N}+1)\right|+\frac{1}{2} \tag{19}
\end{equation*}
$$

When $\mathrm{M}=$ even and $\mathrm{N}=$ odd, the ED matrix appears as shown in Fig. 7.

| 5 | 4 | 3 | 2 | 3 | 4 | 5 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 4 | 3 | 2 | 1 | 2 | 3 | 4 |
| 4 | 3 | 2 | 1 | 2 | 3 | 4 |
| 5 | 4 | 3 | 2 | 3 | 4 | 5 |

Fig. 7 Distribution of Distances when rows =even and columns=odd
In this case, the ij th element of ED matrix is given by Eq.(19).

## XI. Optimum Placement Algorithm

To place MxN processors for minimum ECL in a 2-D grid

1. Get the T vector from the given traffic load data. Size of T vector is MxN .
2. Calculate the ED (Effective Distance) matrix from Eqs.(17), (18) or (19) which is applicable.
3. Find the DSIV of T by a suitable sorting algorithm (say Bubble sort) and call it S . That is, get $\mathrm{S}=\mathrm{DSIV}(\mathrm{T})$. Then, $\mathrm{P}_{\mathrm{S}(\mathrm{k})}$ is the processor having the k th largest traffic load.
4. Get G=ASIV(ED).
$\mathrm{G}[1]=$ gives the row-column position of the smallest element of ED.
$\mathrm{G}[2]=$ gives the row-column position of the 2 nd smallest element of ED.
$\mathrm{G}[\mathrm{MxN}]=$ gives the row-column position of the largest element of ED.
In general,
$\mathrm{G}[\mathrm{k}]=$ gives the row-column position of the k th smallest
element of ED , for $\mathrm{k}=1,2, \ldots, \mathrm{MxN}$.
5. Place Processor $\mathrm{P}_{\mathrm{S}(\mathrm{k})}$ at location given by $\mathrm{G}(\mathrm{k})$ for $\mathrm{k}=1,2, \ldots, \mathrm{MxN}$.
This minimizes the total ECL.

## XII. EXAMPLE

Let the grid size be $3 x 7$. The ED matrix is given as shown in Fig. 4. Let the Traffic Load be given by ( values assumed arbitrarily) the $T$ vector of size 21 as,

$$
\begin{aligned}
\mathrm{T}=\left[\begin{array}{lllllllllllll}
20 & 25 & 2 & 10 & 15 & 5 & 7 & 9 & 12 & 13 & 24 & 3 & 8 \\
& 21 & 14 & 6 & 23 & 16 & 1 & 19
\end{array}\right] & \\
& \\
&
\end{aligned}
$$

Then DSIV of T is,
S $=\left[\begin{array}{llllllllllll}2 & 11 & 18 & 14 & 1 & 21 & 19 & 5 & 16 & 10 & 9 & 15\end{array} 4\right.$ $13717612320]$
From the matrix of Fig. 4, G is given by
$\mathrm{G}=[(2,4)(1,4)(2,3)(2,5)(3,4)(1,3)(1,5)$
$(2,2)(2,6)(3,3)(3,5)(1,2)(1,6)(2,1)$
$(2,7)(3,2)(3,6)(1,1)(1,7)(3,1)(3,7)]$
Now, from vectors $S$ and $G$,
For $\mathrm{k}=1$, Processor 2 is placed at location (2,4).
For $\mathrm{k}=2$, Processor 11 is placed at location (1,4).
For $\mathrm{k}=3$, Processor 18 is placed at location (2,3).
In general, Processor $P_{S(k)}$ is placed at location $G(k)$.
For $\mathrm{k}=21$, Processor 20 is placed at location (3,7).

## XIII. Priority Considerations

When different Processors have different Priority levels based on the functionality and system logic, the placement location of the Processors can be modified to take care of the Priorities. Let the Priority of Processor $\mathrm{P}_{\mathrm{k}}$ be quantified by a number $R_{k}$ for $k=1,2,3, \ldots M x N$, such that higher the numerical value of $R_{k}$ greater is the priority represented by it. For higher overall efficiency, higher priority processors should be placed closer to one another. Therefore from the consideration of priority, a high priority processor should be placed to have a low Effective Distance. The Traffic Load consideration also demands a similar requirement. Hence, the Priority number $R_{k}$ and Traffic load $T_{k}$ of Processor $P_{k}$ are multiplied to get the Effective Traffic Load of that Processor, denoted by $\mathrm{ET}_{\mathrm{k}}$ and given by,

$$
\begin{equation*}
E T_{k}=R_{k} \cdot T_{k} \tag{20}
\end{equation*}
$$

for $\mathrm{k}=1,2, \ldots \mathrm{MxN}$.
Thus $\mathrm{ET}_{\mathrm{k}}$ of Processor k represents both its Priority and Traffic Load combined together. The ET vector for the system is given by,

$$
\mathrm{ET}=\left[\begin{array}{lllll}
\mathrm{R}_{1} \cdot \mathrm{~T}_{1} & \mathrm{R}_{2} \cdot \mathrm{~T}_{2} & \cdot & \cdot & \mathrm{R}_{\mathrm{J}} \cdot \mathrm{~T}_{\mathrm{J}} \tag{21}
\end{array}\right]
$$

Where $\mathrm{J}=\mathrm{MxN}$ is the total number of Processors.
Now we use the ET vector instead of T vector in the Optimum placement Algorithm of section 11. This takes care of both Traffic Load and Priority requirements.

## XIV. Conclusion

In this paper, we have presented a new technique to determine the placement of Processing Blocks to achieve maximum communication efficiency in both single line and 2D grids.

## References

[1] Prof. David Pan. VLSI placement (II). Users.ece.utexas.edu/~dpan/2006Sp_EE382V/notes/lecture20_placemen t_2.ppt
[2] Andrew B. Kahng University of California \& Gabriel Robins University of Virginia. "On Optimal Interconnections for VLSI" vlsi.ucsd.edu/Publications/Books/Books.pdf
[3] M. S. Bazaraa, J. Jarvis, and H. D. Sherali. Linear Programming and Network Flows. John Wiley \& Sons, 2nd edition, 1990.
[4] J. Kleinhans, G. Sigl, F. Johannes, and K. Antreich. GORDIAN: VLSI placement by quadratic programming and slicing optimization. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems,10(3):356-365, 1991.
[5] H. Eisenmann and F. M. Johannes. Generic global placement and floorplanning. In Proc. Design Automation Conf, pages 269-274, 1998.
[6] M. W. P. Savelsbergh. A branch-and-price algorithm for the generalized assignment problem. Operations Research, 6:831-841, 1997.


Aswatha A.R received B.E Degree from Mysore University in 1991, M.Tech Degree from M.I.T Manipal in 1996, M.S. Degree from B.I.T.S. Pilani in 2002, pursuing Ph.D degree in Dr. M.G.R University. Currently he is working as Associate Professor in Electronics \& Communication Department, Dayanand Sagar College of Engineering, Bangalore, India. His main research Interests include Analysis and design of Low Power VLSI Circuits and Image Processing.

T. Basavaraju received B.E Degree from U.V.C.E, Bangalore in 1962, M.Sc (Engineering) Degree from PSGCT, Coimbatore in 1967, Ph.D degree from Bangalore University, Bangalore, India, in 1980. Currently he is working as Director (Accademics) in Sri Revana Siddeshwara Institute of Technology, Bangalore India. His main research Interests include Analysis and design of Device Technology.


Bhaskara Rao N. received B.E Degree in Electrical Engineering from UVCE Bangalore, M.E Degree in Control Systems from IISC Bangalore, India. Currently he is working as Professor in Computer Science Engineering, Department, Dayanand Sagar College of Engineering, Bangalore, India. His main research Interests include VLSI Design and Image Processing.

