

A Spatial Point Pattern Analysis to Recognize Fail Bit Patterns in Semiconductor Manufacturing

Youngji Yoo, Seung Hwan Park, Daewoong An, Sung-Shick Kim, Jun-Geol Baek

Abstract—The yield management system is very important to produce high-quality semiconductor chips in the semiconductor manufacturing process. In order to improve quality of semiconductors, various tests are conducted in the post fabrication (FAB) process. During the test process, large amount of data are collected and the data includes a lot of information about defect. In general, the defect on the wafer is the main causes of yield loss. Therefore, analyzing the defect data is necessary to improve performance of yield prediction. The wafer bin map (WBM) is one of the data collected in the test process and includes defect information such as the fail bit patterns. The fail bit has characteristics of spatial point patterns. Therefore, this paper proposes the feature extraction method using the spatial point pattern analysis. Actual data obtained from the semiconductor process is used for experiments and the experimental result shows that the proposed method is more accurately recognize the fail bit patterns.

Keywords—Semiconductor, wafer bin map (WBM), feature extraction, spatial point patterns, contour map.

I. INTRODUCTION

SEMICONDUCTOR industry is one of the most important world industries and there are various automated and sophisticated manufacturing processes [1]. The semiconductor manufacturing is composed of complex fabrication (FAB) process and post FAB process. In the post FAB process, the two test steps, probe test and package test, are conducted after FAB process. The probe test is performed on each chip of the wafer to identify defect of dies and classify good dies. Then, the good dies are assembled and packaged in the assembly step [3]. After the assembly step, the package test is conducted to evaluate whether the final chips are good or defective.

One of the main concerns in the process is yield prediction and enhancement. The yield prediction is used for detection of abnormal manufacturing process, investigation of low-yield wafers, elimination of defects, and improvement of final chip yield [2]. The main cause of yield loss is defective chips on the

wafer and the defects are affected by fail bits on the chip. Therefore, defects recognition and analysis can contribute to yield improvement.

In general, fail bits are identified visually in the wafer bin map (WBM) collected from the probe test step. Fig. 1 shows the WBM and each chip with fail bits. The fail bit is represented by points on a chip and it is the result that the bit did not pass the probe test. Also, the property of a fail bit is marked by the depth of colors. The fail bits on a chip can affect not only low quality of the final chips but yield loss of a wafer. Therefore, it is necessary to analyze fail bit for yield enhancement.




Fig. 1 Top Wafer Bin Map, Bottom: The fail bit of a chip

There have been many studies about clustering and classification methods to recognize failed chip patterns from the WBM data. Data mining methods can efficiently find fail bit patterns existed on the wafer. For example, a neural-network algorithm is used for recognize defect spatial patterns [1]. According to Li's survey [4], a hybrid algorithm of self-organizing map (SOM) neural network and support vector machine (SVM) is proposed for clustered defect spatial patterns of WBM data. Also, a hybrid method combining hierarchical clustering with K-means partitioning is applied to separation of various defect patterns, and the Gaussian EM algorithm is used for estimation of defect zones in the Wang's study [5].

Youngji Yoo and Seung Hwan Park are with the School of Industrial Management Engineering, Korea University, Anam-dong, Seongbuk-gu, Seoul, 136-713, Republic of Korea (phone: +82-2-925-5035; e-mail: {kakiro, udongpang}@korea.ac.kr).

Daewoong An is with DRAM Development Division, SK Hynix Semiconductor, Gyeongchung-daero 2091, Bubal-eup, Icheon, Gyeonggi-do, 467-701, Republic of Korea (phone: +82-31-630-4114; e-mail: daewoong.an@sk.com).

Sung-Shick Kim is a professor emeritus in the School of Industrial Management Engineering, Korea University Anam-dong, Seongbuk-gu, Seoul, 136-713, Republic of Korea (phone: +82-2-525-5035; e-mail: sungskim@korea.ac.kr).

Jun-GeolBaek* is a professor in the School of Industrial Management Engineering, Korea University, Anam-dong, Seongbuk-gu, Seoul, 136-713, Republic of Korea (Corresponding author to provide phone: +82-2-3290-3396; fax: +82-2-929-5888; e-mail: jungeol@korea.ac.kr).

Cunningham [6] introduces statistical methods for visual defect metrology such as quadrat statistics, spatial point patterns statistics and spatial patterns recognition. In general, the statistical methods for visual defect are used at the chip level in order to estimate the size, shape, and location of large-area defects or clusters of defective chips [7]. The estimated defects can support decision making to engineers and contribute to yield enhancement.

There are many analyzing methods for recognizing defect spatial patterns at the chip level. However, these methods only use the summary data such as the location of defective chips or total fail bit count per chip instead of each fail bit. The summary data discards available information about the fail bit patterns on each chip by aggregating their counts at the chip level. The thousands of fail bits have a lot of information related to defect. Fig.2 illustrates that the same number of fail bits are distributed with different patterns. The fail bit patterns can affect quality of final chips but the total fail bit count cannot contain fail bit patterns. Therefore, it is need to consider fail bit patterns at the cell level in order to analyze defective chips more accurately.




Fig. 2 Different patterns of fail bits Left: Random Patterns, Right: clustered patterns

This paper describes a spatial patterns analysis method to extract features that consider fail bit patterns. The fail bit is a point in a region of the two-dimensional plane and the set of fail bits form spatial point patterns [8]. Our approach uses contour map to represent fail bit patterns and the contour map includes both location and density of fail bits.


In the next section, the feature extraction method using a contour map is proposed. We also describe the fail bit patterns of a semiconductor chip and show the result of a contour map applying to a chip. Section III validates the feature extraction method with an experiment using the real WBM data. Section IV discusses about experimental result and further studies.

II. FEATURE EXTRACTION FOR THE FAIL BIT PATTERNS


A. Fail Bit Pattern

In the probe test, the WBM data are collected and the fail bits are marked by points. The set of fail bits form spatial patterns on the wafer map. Fig. 3 (a) illustrates fail bit patterns of one chip. The point represents a fail bit and the fail bit patterns form the lines at the left side and the middle of the chip. The fail bit of semiconductor chip has five levels that reflect characteristics of the fail type. Therefore, the fail levels are considered to extract features from the fail bit patterns accurately. In Fig. 3


(b), the level of fail bit is indicated by color depth and size, whereas Fig. 3 (a) indicates only fail bit position. The large point means that the fail bit is more critical than the small size fail bit point. Therefore, the fail bits located in the left side and the middle can affect quality of a chip more than other fail bits. Fig. 3 (c) shows the fail bit density by positions in the three-dimensional space. The contour map is estimated by fail bit density and the result can identify in the Fig. 3 (d). The region that the fail bit density is high has narrow contours and the region of low density fail bits has wide contours. Also, many and dense bits are located in the dark area and few sparse bits are located in the light area. Therefore, we can visually recognize the fail bit patterns through a contour map and the contours can represent the fail bit patterns on a chip.




(a) The fail bit patterns



(b) The fail bit patterns considered level of fail



(c) The density of fail bit patterns



(d) The contour map

Fig. 3 The patterns of fail bit

B. Feature Extraction

In the contour map, contours illustrate the fail bit density. Fig.4 is the contour map plot divided by 32 sub-areas. The feature value of each sub-area is a maximum value of the density of contours included in the sub-area. In Fig.4, we can identify that the dark sub-areas have large values and the light sub-areas have small values. Therefore, the feature values contain information about the density of fail bits as well as the fail bit patterns and it can be used for predicting quality of semiconductor chips.




Fig. 4 The contour map consisting of 32 sub-areas

III. EXPERIMENTAL RESULTS

In this section, the proposed feature reflecting the spatial fail bit patterns is compared with existing features such as total fail bit count (TFBC) and normalized total fail bit count (NFBC).

The WBM data is collected in the probe test of actual semiconductor manufacturing process. The NFBC is the feature that considers only the total count of fail bits per chip. The TFBC is the total count of fail bits that reflects characteristics of fail bit. A fail bit is consisting of characteristics such as single fail, row fail, column fail, block fail, and etc. Therefore, TFBC is calculated by weighted average of each fail bit. For the experiments, the mean of proposed feature values is used from described in (1).

$$\text{Mean Contour Density} = \frac{\sum \text{feature values in sub-region}}{32} \quad (1)$$

Training set and test set includes 1000 chips respectively and the ratio of normal final chip and defective final chip is 1:1. In order to compare the degree of reflection of the fail bits, the mean fail bit patterns density, TFBC and NFBC are sorted in ascending order. If the feature values are large, then the probability that the final chip will be defective is high. Therefore, defective ratio in (2) measures a performance of final defective chip prediction within top determined by thresholds. In this experiment, we use 5%, 15% and 25% thresholds.

$$\text{Defective Ratio} = \frac{\text{The number of real defect chips}}{\text{The number of total chips}} \times 100 \quad (2)$$

Table I shows experimental results. According to Table I, the defective ratio of proposed feature is higher than TFB and NF generally.

TABLE I
DEFECTIVE RESULT FOR MCD, TFBC AND NFBC

| Dataset | Threshold = 0.05 | | | Threshold = 0.15 | | | Threshold = 0.25 | | |
|---------|------------------|--------------|-------|------------------|--------------|-------|------------------|-------|-------|
| | MCD | TFBC | NFBC | MCD | TFBC | NFBC | MCD | TFBC | NFBC |
| 1 | 0.686 | 0.560 | 0.520 | 0.662 | 0.480 | 0.457 | 0.586 | 0.480 | 0.451 |
| 2 | 0.667 | 0.500 | 0.480 | 0.642 | 0.480 | 0.480 | 0.618 | 0.484 | 0.462 |
| 3 | 0.667 | 0.540 | 0.529 | 0.636 | 0.553 | 0.500 | 0.598 | 0.504 | 0.480 |
| 4 | 0.627 | 0.540 | 0.480 | 0.563 | 0.533 | 0.563 | 0.586 | 0.508 | 0.556 |
| 5 | 0.706 | 0.560 | 0.500 | 0.629 | 0.527 | 0.507 | 0.625 | 0.520 | 0.506 |
| 6 | 0.627 | 0.660 | 0.600 | 0.576 | 0.580 | 0.530 | 0.614 | 0.564 | 0.536 |
| 7 | 0.647 | 0.580 | 0.540 | 0.609 | 0.540 | 0.517 | 0.590 | 0.536 | 0.496 |
| 8 | 0.608 | 0.560 | 0.600 | 0.583 | 0.547 | 0.530 | 0.586 | 0.532 | 0.534 |
| 9 | 0.647 | 0.620 | 0.580 | 0.629 | 0.553 | 0.529 | 0.598 | 0.544 | 0.548 |
| 10 | 0.569 | 0.540 | 0.490 | 0.609 | 0.593 | 0.487 | 0.629 | 0.504 | 0.492 |
| 11 | 0.569 | 0.580 | 0.431 | 0.629 | 0.533 | 0.586 | 0.598 | 0.520 | 0.544 |
| 12 | 0.647 | 0.560 | 0.440 | 0.589 | 0.507 | 0.493 | 0.574 | 0.522 | 0.516 |

Figs. 5-7 illustrate the experimental result visually and the threshold is 5%, 15% and 25% respectively. In the 5% threshold, the proposed feature can predict final defective chips more accurately in most datasets. However, performance of TFB is higher than proposed feature in the dataset 6 and 11. It seems like that the performance of prediction is some affected by property of datasets. In the 15% and 25% threshold, the prediction performances of proposed feature are higher than other features.




Fig. 5 Defective ratio within top 5% (Threshold = 0.05)




Fig. 6 Defective ratio within top 15% (Threshold = 0.15)




Fig. 7 Defective ratio within top 25% (Threshold = 0.25)

IV. CONCLUSION

In the semiconductor industry, it is important to analysis data collected from the manufacturing process. Especially, the WBM data is widely used for detecting defective chips and yield prediction. In practice, the summary data that is extracted at chip level such as TFB and NF is applied for yield management system despite the loss of a lot of information.

This research proposes a feature extraction method that reflects the fail bit patterns at cell level using spatial point pattern analysis. Actual WBM data obtained from the semiconductor manufacturing processes is tested through the proposed feature extraction method. In most datasets, the feature reflecting bit patterns at chip level has higher defective ratio than TFBC and NFBC that just reflecting number of bits. The fail bit pattern can affect the quality of final chip and the feature that considering fail bit pattern is useful for improvement performance of yield prediction. As the future study, it is expected to research clustering and classification methods for recognizing types of defect at chip level.

ACKNOWLEDGMENT

This research was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education (2011-0025414).

This research was supported by the MSIP (The Ministry of Science, ICT, and Future Planning), Korea, under the ICT R&D

Infrastructure Support Program (NIPA-2013-(12218-13-1004) supervised by the NIPA (National IT Industry Promotion Agency).

REFERENCES

- [1] F.-L. Chen and S.-F. Liu, "A neural-network approach to recognize defect spatial pattern in semiconductor fabrication," *Semiconductor Manufacturing, IEEE Transactions on*, vol. 13, no. 3, pp. 366–373, 2000.
- [2] S.-C. Hsu and C.-F. Chien, "Hybrid data mining approach for pattern extraction from wafer bin map to improve yield in semiconductor manufacturing," *International Journal of Production Economics*, vol. 107, no. 1, pp. 88–103, 2007.
- [3] W. Shindo, E. H. Wang, R. Akella, A. J. Strojwas, W. Tomlinson, and R. Bartholomew, "Effective excursion detection by defect type grouping in in-line inspection and classification," *Semiconductor Manufacturing, IEEE Transactions on*, vol. 12, no. 1, pp. 3–10, 1999.
- [4] T.-S. Li and C.-L. Huang, "Defect spatial pattern recognition using a hybrid som-svm approach in semiconductor manufacturing," *Expert Systems with Applications*, vol. 36, no. 1, pp. 374–385, 2009.
- [5] C.-H. Wang, W. Kuo, and H. Bensmail, "Detection and classification of defect patterns on semiconductor wafers," *IIE Transactions*, vol. 38, no. 12, pp. 1059–1068, 2006.
- [6] S. P. Cunningham and S. MacKinnon, "Statistical methods for visual defect metrology," *Semiconductor Manufacturing, IEEE Transactions on*, vol. 11, no. 1, pp. 48–53, 1998.
- [7] D. J. Friedman, M. H. Hansen, V. N. Nair, and D. A. James, "Model-free estimation of defect clustering in integrated circuit fabrication," *Semiconductor Manufacturing, IEEE Transactions on*, vol. 10, no. 3, pp. 344–359, 1997.
- [8] A. Baddeley et al., "Analysing spatial point patterns in r_i ," Technical report, CSIRO, 2010. Version 4. Available at www.csiro.au/resources/pf16h.html, Tech. Rep., 2008.

Youngji Yoo received her B.S. degree in Information Statistics and Industrial Management Engineering from Korea University, Korea. She is currently in an integrated master and doctor degree course. Her research interests are in statistical analysis and application of data mining in production system.

Seung Hwan Park received his B.S. degree in Computer Science and M.S. degree in Industrial Management Engineering from Korea University, Korea. He was a programming researcher at Tmax Soft from 2008 to 2009. He is currently a Ph.D. candidate in Industrial Management Engineering. His research interests are in statistical analysis and data-mining algorithms and application.

Daewoong An received his B.S. degree in Electronic Engineering and M.S. degree in Industrial Management Engineering from Korea University, Korea. He has been working as a product analysis engineer especially DRAM product at SK Hynix from 2000. His research interests are in statistical analysis, data mining and big data analysis.

Sung-Shick Kim received his B.S. degree in Mechanical Engineering from Korea University in 1972 and M.S. degree in Industrial Engineering, Korea University in 1974. He also received M.S. and Ph.D. degrees in Industrial Engineering from Southern Methodist University, USA, in 1976 and 1979, respectively. From 1979 to 2012, he was a professor at the Department of Industrial Management Engineering; currently, he is a professor emeritus. His research interests include queuing theory, stochastic processes, and green manufacturing in production systems.

Jun-Geol Baek received B.S., M.S., and Ph.D. degrees in Industrial Engineering from Korea University in 1993, 1995, and 2001, respectively. From 2002 to 2007, he was an assistant professor in the Department of Industrial Systems Engineering at Induk Institute of Technology, Seoul, Korea. He was also an assistant professor in the Department of Business Administration at Kwangwoon University, Seoul, Korea, from 2007 to 2008. In 2008, he joined the School of Industrial Management Engineering at Korea University, where he is now a professor. His research interests include statistical process control, fault detection and classification, advanced process control, and applications of data mining in production systems.