# A New True RMS-to-DC Converter in CMOS Technology 

H. Asiaban, E. Farshidi


#### Abstract

This paper presents a new true RMS-to-DC converter circuit based on a square-root-domain squarer/divider. The circuit is designed by employing up-down translinear loop and using of MOSFET transistors that operate in strong inversion saturation region. The converter offer advantages of two-quadrant input current, low circuit complexity, low supply voltage (1.2V) and immunity from the body effect. The circuit has been simulated by HSPICE. The simulation results are seen to conform to the theoretical analysis and shows benefits of the proposed circuit.


Keywords-Current-mode, squarer/divider, low-pass filter, converter, translinear loop, RMS-to-DC.

## I. INTRODUCTION

TᄀHE RMS-to-DC converter as an electronic measuring circuit is employed for computing of the average energy content in an electronic signal. This converter is widely used in instrumentation devices [1] and biomedical ICs [2]. Recently some integrated forms of this converter have been proposed [3-7]. Some proposed design techniques are based on the bipolar dynamic translinear loop (TL) implementation [3]. However, in many situations, particularly in mixed A/D systems, it is desirable to implement the circuits in MOS technology. Up-down translinear loop (TL) [4] and class-AB linear transconductors [5], based on CMOS technology have been employed, too. The main drawback of these circuits are as follows: firstly; most of these circuits operate in one quadrant input current, so additional circuits for full-wave rectification is needed ; secondly, employing low supply voltage in these circuits restricts input dynamic range. Thirdly, the low pass filter for time-averaging operation requires a complex circuit with many transistors. Recently, this converter has been designed based FG-MOS transistors that operate in either square-root-domain [6] or log-domain [7]. However, in these techniques, large capacitors at the floating gate of transistors take large chip area. Furthermore, removing of residual charge trapped at the floating gate during fabrication process require complex technology [8]. Therefore, it is expected that their realization will take high cost. In this work, to overcome the above problems, a new RMS-to-DC converter based on a squarer/divider is presented. The circuit uses MOS transistors that operate in strong inversion and works in two-quadrant input, so the full-wave rectifier is not

H Asiaban is Master student in the department of Electrical Engineering, Shahid Chamran University of Ahvaz, Ahvaz, Iran.
E. Farshidi is with the department of Electrical Engineering, Shahid Chamran University of Ahvaz, Ahvaz, Iran (e-mail: farshidi@scu.ac.ir).
required. For the time average operation, a simplified currentmode low pass filter using one capacitor and one MOS transistor is employed [6].

The paper organized as follows. In section 2, the basic principle of current mode true RMS-to-DC converter operation is discussed. Circuit design is presented in section 3. Simulation results of the proposed RMS-to-DC converter are described in section 4 and in section 5 the conclusion is provided.

## II. BASIC PRINCIPLE

The definition of the root mean square value of a signal with a period of $T$ is given by:

$$
\begin{equation*}
I_{o u t}=\sqrt{\frac{1}{T} \int_{t}^{t+T} I_{i n}^{2}(t) d t} \tag{1}
\end{equation*}
$$

where $I_{\text {in }}(t)$ and $I_{\text {out }}(t)$ are input and output currents of the RMS-to-DC converter, respectively.
A mathematically equivalent expression, but more precise considering the offset of the system, is given by [3]:

$$
\begin{equation*}
I_{o u t}=\left\langle\frac{I_{i n}^{2}(t)}{I_{o u t}}\right\rangle \tag{2}
\end{equation*}
$$

where $\langle\ldots\rangle$ represents the averaging operation.
The block diagram of proposed converter is shown in Fig.1, in which it consists of a squarer/divider and a low pass filter.


Fig. 1: Block diagram of the RMS-to-DC converter [3]

## III. CIRCUIT DESIGN

## A. Two-quadrant squarer/divider

In CMOS technology, the squarer/divider has been carried out by using of MOS translinear [4, 9, 10], or class $A B$ transconductance circuits [5]. The stacked loop [9] similar to class AB transconductance [5] suffers from body effect. In the electronically simulated loop, additional circuitry is needed to force the two averages of the gate-source voltages of the loop be equal [10]. In [4], for implementation of the converter, updown translinear loop is employed. However, in the these proposals, all of above proposed squarer/divider circuits
operate in only one quadrant input current, so additional circuits for full-wave rectification of the input current is needed. Fig. 2 shows the basic circuit of the MOS up-down translinear loop, which is formed by transistors M1, M2, M3 and M4 that assumed all are operating in saturation region. Using Kerchief voltage rule (KVL) for gate-source voltage of these four transistors that are connected in series will obtain:

$$
\begin{equation*}
V_{g s 1}+V_{g s 2}=V_{g s 3}+V_{g s 4} \tag{3}
\end{equation*}
$$

In other side, the drain current of MOS transistor that operates in strong inversion is given by:

$$
\begin{equation*}
I_{d s}=\frac{\beta}{2}\left(V_{g s}-V_{t}\right)^{2} \tag{4}
\end{equation*}
$$

where $V_{g s}$ is the gate-source voltage of transistor, $V_{t h}$ is the threshold voltage, $\beta$ stands for transconductance parameter. It should be pointed out that, in this analysis the channel-length modulation effect will not be considered. Despite this, the negligible influence of these effects in the circuit will become apparent in the simulation results of the circuit.


Fig. 2 Basic circuit diagram of the translinear loop
Considering equal aspect ratio for transistors of TL, and also equal injected current for transistors M3 and M4, substituting (4) into (3) it results:

$$
\begin{equation*}
\sqrt{I_{1}}+\sqrt{I_{2}}=\sqrt{4 I_{3}} \tag{5}
\end{equation*}
$$

In other side, the squarer/divider function can be introduced by:

$$
\begin{equation*}
I_{s q}=\frac{I_{i n}^{2}}{I_{r m s}} \tag{6}
\end{equation*}
$$

where $I_{i n}$ is input current of squarer/divider, $I_{r m s}$ is the output current and $I_{\text {rms }}\left(=I_{\text {out }}\right)$ is the divisor.

Aiming to operate in two-quadrant operation at the input of squarer/divider, it can be shown that (6) can be expressed in square-root terms as [6]:

$$
\begin{equation*}
\sqrt{\frac{\left(\frac{I_{s q}}{2}+\frac{I_{r m s}}{2}\right)+I_{i n}}{2}}+\sqrt{\frac{\left(\frac{I_{s q}}{2}+\frac{I_{r m s}}{2}\right)-I_{i n}}{2}}=\sqrt{I_{r m s}} \tag{7}
\end{equation*}
$$

Now, comparing (7) and (6) shows that, these two equations are equivalent by assumption that:

$$
\begin{align*}
& I_{1}=\frac{I_{r m s}}{4}+\frac{I_{i n}}{2}+\frac{I_{i n}^{2}}{4 I_{r m s}}  \tag{8a}\\
& I_{2}=\frac{I_{r m s}}{4}-\frac{I_{i n}}{2}+\frac{I_{i n}^{2}}{4 I_{r m s}}  \tag{8b}\\
& I_{3}=\frac{I_{r m s}}{4} \tag{8c}
\end{align*}
$$

Subtraction of (8a) and (8b) gives:

$$
\begin{equation*}
I_{1}-I_{2}=I_{i n} \tag{9}
\end{equation*}
$$

and summation of (8a) and (8b) gives, then using (6) it is obtained that:

$$
\begin{equation*}
I_{s q}=2\left(I_{1}+I_{2}-2 I_{3}\right) \tag{10}
\end{equation*}
$$

Fig. 6 shows the complete circuit diagram of the proposed two-quadrant squarer/divider based on (9) and (10). A similar circuit diagram but with different analysis for the twoquadrant squarer/divider has been reported in [11]. In this circuit, transistors M1, M2, M3 and M4 form translinear loop. Transistors M2 and M8 (and also mirrored transistor M7) will split the input current $I_{\text {in }}$ with respect to (9). It should be pointed out that, by changing the sign of $I_{\text {in }}$ in (7) the result don't unchanged. So, the squarer/divider input operate in twoquadrant and full wave rectifier not needed. For preparation of the term $\left(I_{1}+I_{2}\right)$ in RHS of (10) transistors M9 and M10 are employed, in which injected current in transistors M5 and M6 sample two summation currents $\left(I_{1}+I_{3}\right)$ and $\left(I_{2}+I_{3}\right)$, respectively; and then these two currents are mirrored and gathered in node A, by transistors M9 and M10, which will results:

$$
\begin{equation*}
I_{M 9}+I_{M 10}=I_{1}+I_{2}+2 I_{3} \tag{11}
\end{equation*}
$$

Substituting (11) into (10) and then using (8c), it will be concluded that:

$$
\begin{equation*}
I_{s q}=2\left(I_{M 9}+I_{M 10}-4 I_{3}\right) \tag{12}
\end{equation*}
$$

For preparation of (12), the term $4 I_{3}$ is prepared by mirrored transistor M14 and subtracted from node A; and finally, output current of squarer/divider $I_{s q}$ is obtained by employing current mirror transistors M15 and M16 by multiplying current by coefficient two.
As Fig. 3 shows, the minimum supply voltage of the circuit is one $V_{g s}$ plus two $V_{d s}$, and since extra biasing current and voltage are not needed, the static power consumption is decreased. The input of the circuit can accept both positive and negative currents, so it operates in two-quadrant and full wave rectifier is not needed which lead to low circuit complexity.


Fig. 3 Complete circuit diagram of the two-quadrant squarer/divider

## B. Low pass filter

A first order low pass filter in current-mode can be represented in time domain as:

$$
\begin{equation*}
\frac{d I_{\text {outf }}}{d t}=\omega_{c}\left(I_{\text {inf }}-I_{\text {outf }}\right) \tag{13}
\end{equation*}
$$

in which, $\omega_{c}$ is cutoff frequency, $I_{\text {inf }}$ is input current of the filter and $I_{\text {outf }}$ is output current of the filter.
Employing circuit of Fig. 4 and I-V relationship of transistor Mf1 that operate in saturation region, it can be shown by considering the filter cutoff frequency as following [6]:

$$
\begin{equation*}
\omega_{c}=\sqrt{\frac{2 \beta I_{\text {outf }}}{C}} \tag{14}
\end{equation*}
$$

for the input frequencies that are more than five times more than the cutoff frequency ( $\omega_{i n} \geq 5 \omega_{c}$ ), the accuracy of more than $1 \%$ is obtained [12], and it lead to [6]:

$$
\begin{equation*}
I_{\text {cap }}=I_{\text {inf }}-I_{\text {outf }} \tag{15}
\end{equation*}
$$

Fig. 5 shows the simplified circuit diagram of the filter based on (15), which consist of just a transistor and a capacitor [6]. From (14), it can be concluded that the accuracy of more than $1 \%$ is achieved by proper choosing of capacitor value which is:

$$
\begin{equation*}
C \geq \frac{50 \beta I_{\text {true }-R M S, \max }}{\omega_{\min }^{2}} \tag{16}
\end{equation*}
$$

where $\omega_{\min }$ is the lower end of the frequency range and $I_{\text {true-RMS,max }}$ is the higher end of the RMS of the input (output) current range.


Fig. 4 Current-mode low-pass filter principle


Fig. 5 Circuit diagram of the proposed current-mode low-pass filter [6]

## IV. Simulation results

Fig. 6 demonstrates the complete circuit diagram of the proposed RMS-to-DC converter, employing block diagram of Fig. 1 and circuit diagrams of Figs. 3 and 5. The circuit was simulated by Hspice with $0.18 \mu \mathrm{~m}$ AMS CMOS process parameters. $V_{d d}=1.2 \mathrm{~V}, V_{b}=0.55 \mathrm{~V}$ and $\mathrm{C}=300 \mathrm{nF}$ were used. Fig. 7 shows steady state time response of RMS-to-DC converter for 20 uA peak-to-peak amplitude and 10 kHz frequency sinusoidal and triangular input currents. Fig. 8 demonstrates the relative error of the converter output current for different amplitudes of the input currents. It can be seen in that the errors less than $3 \%$ are achieved for amplitudes between 2.5 uA and 30 uA . Simulation results shows that the power consumption of the circuit for the maximum accepted input current is less than 100 uW . To provide more insight into the proposed technique, table I summarizes a comparison with formerly reported CMOS RMS-to-DC converters by showing some important parameters of the converters.

## V. Conclusion

In this paper a new RMS-to-DC converter by the proposed squarer/divider and a simplified current-mode filter with low circuit complexity is designed. The square/divider circuit employs translinear loop and it features, low supply voltage and two-quadrant input. Also this circuit does not require extra bias current injection. Simulation results prove that the proposed design can be used for RMS measuring integrated circuit.


Fig. 6 Circuit diagram of the proposed RMS-to-DC converter


Fig. 7 Time response of the input current (dotted) and output current (solid) of the RMS-to-DC converter for a) sinusoidal input current b) triangular input current

principle," IEEE J. Solid-State Circuits, vol. 32, no.7, pp. 1146-1150, Jul. 1997.
[4] A. J. Lopez-Martin, and A. Carlosena, "A 1.5 V current-mode CMOS RMS-to-DC converter," Analog Integrated Circuits Signal Process., vol. 36, pp. 137-143, 2003.
[5] C. A. DE La Cruz-Blas, A. J. Lopez-Martin, A. Carlosena and J. Ramirez-angulo, " 1.5 v current-mode CMOS true RMS-DC converter based on class-AB transconductors," IEEE Trans. Circuits Syst. II, Express Briefs, vol. 52, no. 7, pp. 376-379, Jul. 2005.
[6] E. Farshidi, S. M. Sayedi, "A 1.2 V current-mode true RMS-DC converter based on the floating gate MOS translinear principle," Microelectronics Journal, Elsevier, vol. 39, no. 2, pp. 293-298, Feb. 2008.
[7] E. Farshidi and S. M. Sayedi, "A micropower multi decade dynamic range current-mode true rms-to-dc," MWSCAS'07, Proceedings of the $50^{\text {th }}$ IEEE Circuits and Systems International Midwest Symposium, pp. 1493-1496, Aug. 2007.
[8] E. O.Rodriguez-villegas and H. Barnes, "solution to trapped charge in FGMOS transistors," Electron. Lett. , vol. 39, pp. 1416-1417, Sep. 2003.
[9] Bin-Da Liu, Chuen-Yau Chen and Ju-Ying Tsao, "A modular currentmode classifier circuit for template matching application," IEEE. Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 2, pp. 145151, Feb. 2000.
[10] C. Psychalinos and S.Vlassis, "A systematic design procedure for square-root -domain circuits based on the signal flow graph approach," IEEE Trans .Circuits Syst. I, Fundam. Theory Appl., vol. 49, no. 12, pp. 1702-1712, Dec. 2002.
[11] C. A. DE La Cruz-Blas and A. Lopez, "A Novel Two Quadrant MOS Translinear Squarer-divider Cell," In IEEE Int. Symp. Circuits Syst., ISCAS’08, pp. 5-8, May 2008.
[12] R. Frey, "Current mode class-AB second order filter," Electron. Lett. , vol. 30, pp. 205-206, Feb. 1994.

TABLE I COMPARISON WITH FORMER RMS-TO-DC CONVERTERS

| Parameter | Ref. [4] | Ref. [5] | Ref. [6] | Ref. [7] |
| :---: | :---: | :---: | :---: | :---: | This Work

Fig. 8 Relative error versus input current of the RMS-to-DC
converter

## References

[1] S. A. P .Haddad, S. Gieltjes, R. Houben, and W. A. Serdijn, "An ultra low-power dynamic translinear cardiac sense amplifier for pacemakers, " In IEEE Int. Symp. Circuits Syst., ISCAS'03, vol. 5, pp. V-37-V-40, May 2003.
[2] Analog Devices, AD636 Data Sheet, "Low level True RMS-to-DC converter," Available: http://www.selectronic.fr/ includes_ selectronic/pdf/Analog_Device/AD636JH.pdf.
[3] J. Mulder, A. C. V. D. Woerd, W. A. Serdijn,and A. H. M. V. Roermund, "An RMS-DC converter based on the dynamic translinear

