

Simulation of High Performance Nanoscale Partially Depleted SOI n-MOSFET Transistors

Fatima Zohra Rahou, A. Guen Bouazza, B. Bouazza

Abstract—Invention of transistor is the foundation of electronics industry. Metal Oxide Semiconductor Field Effect Transistor (MOSFET) has been the key for the development of nanoelectronics technology. In the first part of this manuscript, we present a new generation of MOSFET transistors based on SOI (Silicon-On-Insulator) technology. It is a partially depleted Silicon-On-Insulator (PD SOI MOSFET) transistor simulated by using SILVACO software. This work was completed by the presentation of some results concerning the influence of parameters variation (channel length L and gate oxide thickness T_{OX}) on our PDSOI n-MOSFET structure on its drain current and kink effect.

Keywords—SOI technology, PDSOI MOSFET, FDSOI MOSFET, Kink Effect, SILVACO TCAD.

I. INTRODUCTION

SOI technology has now been widely demonstrated and recognized to be a mature and viable alternative to mainstream bulk Si for the realization of high-speed, low-power digital, and analog CMOS circuits, as well as niche applications under extremely high temperature or radiation operating conditions [1], [2].




Fig. 1 Cross-section of a (a) bulk and a (b) SOI MOSFET: The SOI device is separated from the mechanical substrate by an insulating layer [5]

Compared to bulk, the basic characteristic of SOI technology is the separation of the top active region from the underlying mechanical substrate by a thick insulator layer (Fig. 1). This difference leads to some advantages over bulk silicon [3]:

- Reduction of the substrate parasitic capacitances. The reduction of the total capacitance of a MOSFET will increase the cut-off frequency of the transistor, allowing to use circuits at higher frequency.
- Small devices without latch-up. The buried oxide prevents any current from flowing between devices, eliminating

the latch-up effect.

- Reduction of short-channel effects. In fully-depleted devices, the space charge in the thin film is well controlled by the gate, reducing the loss of gate control experienced in short-channel MOSFETs.
- Improved subthreshold slope. The lower inverse subthreshold slope, compared to bulk, allows better performances at low supply and the FET shows higher efficiency due to the lower dependence on the body potential.
- Reduction of the substrate noise. The insulator prevents from high crosstalk through the substrate in mixed-mode HF circuits [4].




Fig. 2 (a) Structure of partially depleted SOI MOSFET and (b) structure of fully depleted SOI MOSFET [7]

Depending on the thickness of the top silicon layer, the silicon thin-film may be fully or partially depleted (FD or PD, respectively). When the top silicon layer is large (top than 50 nm), the depletion zone does not reach the box, and a neutral

Dr. Fatima Zohra Rahou is with the Abou Bekr Belkaid University-Tlemcen Faculty of Technology, Department of Electronic and Electrical Engineering, Algeria (e-mail: f_rahou@yahoo.fr).

zone is thus observed, as shown in Fig. 2 (a). In this case, we talk about the partially depleted transistors (PD SOI MOSFET). On the other hand, when the thickness of the silicon film is sufficiently thin for the depletion zone or each the box (Fig. 2 (b)), the term called a fully depleted transistor (FDSOI MOSFET) is used [6].

II. PARTIALLY DEPLETED

An SOI MOSFET is said to be partially depleted when there is a neutral region below the gate, and the thickness of silicon film is larger than the depletion region as shown in Fig. 2 (b). For the thicknesses, smaller than the depletion, the transistor is said to be fully depleted. The behavior of partially depleted MOSFET is very similar to their bulk counterpart, and the neutral zone in SOI, also called body, corresponds to the local well in bulk. The differences are more important when the body is left floating. These effects are undesirable especially for analog circuits. Adding a body contact to partially depleted SOI MOSFET eliminates these undesirable effects and makes it behave like a bulk MOSFET [8].

III. KINK EFFECT IN PD SOI N-MOSFET

The kink effect consists of the appearance of a kink in the output characteristics of an SOI MOSFET working in strong

inversion, as shown in Fig. 3. The kink is very strong in n-channel transistors but is usually absent from p-channel devices.

When the transistor is operating in saturation, the hole current linked to impact ionization becomes non-negligible. The holes are pushed back by the transverse and longitudinal electric fields to the non-depleted body area where the potential is lowest. Because of the electrical insulation, these holes accumulate in the body zone throughout their lifespan, see Fig. 3. By increasing V_{DS} , the rate of holes in body zone increases. Linked to this variation of charges in the body zone, its potential increases, and it is given by the following relation [9].

$$I_{\text{holes,gen}} = I_{S0} \left(\exp \left(\frac{qV_{BS}}{nkT} \right) - 1 \right) \quad (1)$$

where, $I_{\text{holes,gen}}$ is the hole current generated near the drain, I_{S0} is the saturation current of the source-body diode, V_{BS} is the potential of the floating body, n is the ideality factor of the diode.




Fig. 3 Potential in neutral region from source to drain in partially depleted SOI and fully depleted SOI Devices [12]

The increase of body potential gives rise to lowering of threshold voltage and source-body potential barrier. More minority carriers are able to flow from source to the channel, thereby causing an excess drain current and producing many more pairs through the avalanche process. This positive feedback results in a sudden increase in I_D or “kink” in output characteristics.

After the establishment of the kink, the source, the body zone, and the drain form a structure comparable to an NPN type bipolar transistor. The base of this transistor is powered by the hole current resulting from impact ionization. When the latter is sufficiently high, the parasitic bipolar transistor becomes conductive, resulting in an increased net drain current, sometimes referred to as second kink [10].

Now, let us consider the case of a thin-film, fully depleted SOI n-channel MOSFET. It has been shown [11] that the electric field near the drain is lower in the fully depleted device than in partially depleted one. As a result, less electron-

hole pair generation takes place in the fully depleted device. Also, contrary to the case of a partially depleted transistor, the source-to-body diode is “already forward biased” due to the full depletion of the film, and therefore, holes can readily combine in the source without having to raise the body potential there. This explains why thin film fully depleted n-channel MOSFETs are free of kink effect.

IV. DEVICE SIMULATION

Fig. 4 shows (a) the schematic view of the PDSOI n-MOSFET, (b) mesh view of PDSOI n-MOSFET and (c) doping profile view of PDSOI n-MOSFET, simulated by using SILVACO Software, where gate oxide thickness $T_{ox}=0.017 \mu\text{m}$, silicon film thickness $T_{Si}=0.3 \mu\text{m}$ buried oxide thickness $T_{Box}=0.4 \mu\text{m}$, drain and source concentration $N_D=1 \times 10^{20} \text{ cm}^{-3}$, substrate concentration $N_A=1 \times 10^{17} \text{ cm}^{-3}$, channel length, gate length, drain length and source length are about $1 \mu\text{m}$.


V. SIMULATION RESULTS AND DISCUSSION

Fig. 5 illustrates the output characteristics $I_{DS}-V_{DS}$ with V_{GS} constant, channel length $L=1\mu m$ and for gate oxide thickness $T_{ox}=0.017\mu m$.


The "kink" effect is defined as a sudden increase in drain current for a certain drain voltage value, resulting in an increase in the drain conductance g_d and compression of the

transconductance g_m , thus degrading the performance of the effect transistors of field and results from the mechanism of impact ionization and the effects of traps.


Fig. 6 illustrates $I_{DS}-V_{GS}$ characteristic of PDSOI n-MOSFET transistor where $V_{DS}=0.1 V$. We can notice that our transistor is busy starting from a threshold voltage of about 1V.



(a)





(b)



(c)

Fig. 4 (a) Schematic view of PDSOI n-MOSFET, (b) mesh view of PDSOI n-MOSFET, (c) doping profile view of PDSOI n-MOSFET

Fig. 5 Simulated output characteristics I_{DS} - V_{DS} of PDSOI n-MOSFET with channel length $L=1 \mu m$ and for gate oxide thickness $T_{ox}=0.017 \mu m$ Fig. 6 Simulated transfer characteristics I_{DS} - V_{GS} of PDSOI n-MOSFET with channel length $L=1 \mu m$ and for gate oxide thickness $T_{ox}=0.017 \mu m$




Fig. 7 Schematic view of PDSOI n-MOSFET with: (a) channel length $L=1.2 \mu\text{m}$, (b) channel length $L=1 \mu\text{m}$, (c) channel length $L=0.8 \mu\text{m}$, and (d) channel length $L=0.6 \mu\text{m}$

VI. THE VARIATION EFFECT OF CHANNEL LENGTH L WITH A REDUCTION IN GATE OXIDE THICKNESS T_{ox} ON THE CHARACTERISTICS OF THE PDSOI N- MOSFET TRANSISTOR

Improvement of the performances of the transistors MOS always requires the reduction in its dimensions. However, by reducing the length channel L , it is possible to modify also certain technological parameters such as the gate oxide thickness T_{ox} . This simulation requires the modification of our component geometry and particularly the effective length channel L (Fig. 7).

The reduction of the channel length L with a reduction in gate oxide thickness T_{ox} is a better technique that allows to eliminate some undesirable effects related to the SOI technology such as the Kink effect which also makes it possible to amplify the I_{DS} (Fig. 8).

We notice that for $T_{\text{ox}} = 0.005 \mu\text{m}$, the current I_{DS} is about 10 times larger than the current I_{DS} obtained for $T_{\text{ox}} = 0.017 \mu\text{m}$, that is well confirmed on the simulation results of Fig. 8.

VI. CONCLUSION

From these simulations results of the structure of the PD SOI n-MOSFET transistor and the variation effect of the channel length parameter with a reduction in gate oxide thickness T_{ox} on the output characteristics ($I_{\text{DS}}-V_{\text{DS}}$) and transfer concerning characteristics ($I_{\text{DS}}-V_{\text{GS}}$) obtained by using Atlas-SILVACO tool, we could note that the reduction of length channel L with modifying also certain technological parameters such as the gate oxide thickness T_{ox} allows to make improvements on the transistor characteristics.

The reduction of the channel length L with a reduction in gate oxide thickness T_{ox} is the technique that has allowed us to eliminate the kink effect and amplify the current I_{DS} .




Fig. 8 Simulated output characteristics $I_{DS}-V_{DS}$ of PDSOI n-MOSFET with channel length $L=1.2 \mu\text{m}$, $L=1 \mu\text{m}$, $L=0.8 \mu\text{m}$, $L=0.6 \mu\text{m}$ and gate oxide thickness $T_{ox}=0.005 \mu\text{m}$




Fig. 9 Simulated transfer characteristic $I_{DS}-V_{GS}$ of PDSOI n-MOSFET with channel length $L=1.2 \mu\text{m}$, $L=1 \mu\text{m}$, $L=0.8 \mu\text{m}$, $L=0.6 \mu\text{m}$ and gate oxide thickness $T_{ox}=0.005 \mu\text{m}$

- [4] JP. Raskin, A. Viviani, D. Flandre, and JP. Colinge, Substrate crosstalk reduction using SOI technology, vol. 44, no. 12, pp. 2252–2261, December 1997.
- [5] Bertrand Parvais, thesis, Nonlinear Devices Characterization and Micromachining Techniques for RF Integrated Circuits, Université Catholique de Louvain, Louvain - la-Neuve, December 2004.
- [6] FZ. Rahou, A. Guen-Bouazza, M. Rahou, Electrical Characteristics Comparison Between Fully-Depleted SOI MOSFET and Partially-Depleted SOIMOSFET using Silvaco Software, Global Journal of Researches in Engineering, Volume 13 Issue 1 Version 1.0 Year 2013.
- [7] Morin Dehan, Bertrand Parvais, Gilles Dambrine et Jean Pierre Raskin, Intérêts de la Technologie CMOS SOI pour les Applications Micro-ondes Faible Tension Faible Consommation, Université catholique de Louvain, Laboratoire d'Hyperfréquences - Place du Levant, 3,B-1348 Louvain-la-Neuve, Belgique, Email: raskin@emic.ucl.ac.be, Institut d'Electronique et de Microélectronique du Nord (IEMN), Av. Poincaré, BP 69, F-59655 Villeneuve d'Ascq, France.
- [8] Louis Harik, thesis, New Approach for SOI Pixel Sensor, Analysis and Implementation, Ecole Polytechnique Fédérale de Lausanne, Suisse, 2009.
- [9] B. Cheng, V. Ramgopal Rao, and J.C.S. Woo, Sub 0.18 μm SOI MOSFETs Using Lateral Asymmetric Channel Profile and Ge Pre-amorphization Salicide Technology, *Proceedings of the IEEE SOI Conference*, October 5-8, Stuart, Florida, USA, 1998.
- [10] S. Cristoloveanu, and S.S. Li, Electrical Characterization of Silicon-On-Insulator Materials and Devices, Kluwer Academic Publishers, 1995.
- [11] C.E.D. Chen, M. Matloubian, R. Sundaresan, B.Y. Mao, C.C. Wei, and G.P. Pollack, "Single Transistor Latch in SOI MOSFET's," *IEEE Electron Device Lett.*, vol. 9, p. 636, 1988.
- [12] Christophe PAVAGEAU, thèse, Utilisation des technologies CMOS SOI 130 nm pour des applications en gamme de fréquences millimétriques, Université de Sciences et Technologies de Lille 2005.



Fatima Zohra Rahou is a Doctor of electronics and microelectronics in Abou Bekr Belkaid University-Tlemcen, Faculty of Technology, Department of Electrical Engineering and Electronics. She is also a research member of Materials and Renewable Energy Research Unit (URMER).

REFERENCES

- [1] D. Flandre, S. Adriaensen, A. Akheyar, A. Crahay, L. Demeus, P. Delatte, V. Dessard, B. Iniguez, A. N'ève, B. Katschmarskyj, P. Loumaye, J. Laconte, I. Martinez, G. Picun, E. Raully, C. Renaux, D. Sp'ote, M. Zitout, M. Dehan, B. Parvais, P. Simon, D. Vanhoenacker, and JP. Raskin, "Fully-depleted SOI CMOS technology for heterogeneous micropower, high-temperature or RF microsystems," *Solid-State Electronics*, vol. 45, pp. 541–549, February 2001.
- [2] J.-O. Plouchart, N. Zamdmer, J. Kim, M. Sherony, Y. Tan, A. Ray, M. Talbi, L. F. Wagner, K. Wu, N.E. Lustig, S. Narasimha, P. O'Neil, N. Phan, M. Rohn, J. Strom, D. M. Friend, S. V. Kosonocky, D. R. Knebel, S. Kim, K. A. Jenkins, and M. M. Rivier, "Application of an SOI 0.12 μm CMOS technology to SoCs with low-power and high-frequency circuits," *IBM Journal of Research and Development*, vol. 47, no. 5/6, pp. 611 – 629, September/November 2003.
- [3] Jean-Pierre Colinge, *Silicon-on-insulator technology: Materials To VLSI*, Kluwer Academic Publisher, 1991.