# Quantum Dot Cellular Automata Based Effective Design of Combinational and Sequential Logical Structures

Hema Sandhya Jagarlamudi, Mousumi Saha, and Pavan Kumar Jagarlamudi

**Abstract**—The use of Quantum dots is a promising emerging Technology for implementing digital system at the nano level. It is effecient for attractive features such as faster speed, smaller size and low power consumption than transistor technology. In this paper, various Combinational and sequential logical structures - HALF ADDER, SR Latch and Flip-Flop, D Flip-Flop preceding NAND, NOR, XOR,XNOR are discussed based on QCA design, with comparatively less number of cells and area. By applying these layouts, the hardware requirements for a QCA design can be reduced. These structures are designed and simulated using QCA Designer Tool. By taking full advantage of the unique features of this technology, we are able to create complete circuits on a single layer of QCA. Such Devices are expected to function with ultra low power Consumption and very high speeds.

Keywords-QCA, QCA Designer, Clock, Majority Gate

#### I. INTRODUCTION

**T**N the past few decades, complementary metal-oxide L semiconductor (CMOS) technology has consistently played a vital role in implementing high-density, high-speed and lowpower very large scale integrated systems. It provided the required dimensional scaling to support the integration. However, several studies have predicted that these technologies approaching its fundamental physical limits [4], [5] and the current silicon transistor technology faces challenging problems. Quantum dot cellular automata (QCA) is one of the attractive alternatives. QCAs were introduced in 1993 by lent et al, and experimentally verified in 1997. It is expected to achieve high device density, extremely low power consumption and very high switching speed. The QCA offers a new transistorless computing paradigm in nanotechnology. QCA structures are constructed as an array of quantum cells within which every cell has an electrostatic interaction with its neighboring cells. QCA applies a new form of computation, where polarization rather than the traditional current, contains the digital information. In this trend, instead of interconnecting wires, the cells transfer the information

H. S. Jagarlamudi is with Department of Electronics and Communication Engineering, National Institute of Technology Durgapur, Durgapur-713209, West Bengal, INDIA (phone: 9126329829; (e-mail: jagarlamudi.sandhya@gmail.com). throughout the circuit [2].The fundamental QCA logic primitives are the three input Majority gate, wire and inverter [4]-[7]. QCA digital architectures are combination of these. The basic logic elements used in this technology are the inverter and the majority gate. The other logical structures are designed using these basic elements.The paper is organized as follows, in section 2, describes QCA overview, section 3 explains QCA Clocking. In section 4, explains QCADesinger Tool and section 5, provides different logical structers implementation using majority gates and also comparision. Section 6, presents simulation results followed by conclusion in section 7. Section 8 is of references.

#### II. QCA OVERVIEW

The QCA cell consists of four quantum dots positioned at the corners of a square. The cell contains two extra mobile electrons, which are allowed to tunnel between neighboring sites of the cell. Coulombic repulsion causes the electrons to occupy antipodal sites within the cell. These two bistable states result in cell polarizations of P = +1(binary 1) and P = -1(binary 0) and one Null state , P=0 as shown below in Fig.1.



Fig. 1 QCA Cell Polarization

The power needed to perform the polarization changes in cells (that support logic operations) is supplied by the clock signal .

#### A. QCA Logic Devices

In a QCA wire, the binary signal propagates from input to output because of the electrostatic interactions between cells. The propagation in a 90° QCA wire is shown in Fig. 2. Another is  $45^{\circ}$  QCA wire, in Fig.3. In this case, the propagation of the binary signal alternates between the two polarizations.



M. Saha, is with Department of Computer Application, National Institute of Technology Durgapur, Durgapur-713209, West Bengal, INDIA (e-mail: msaha.nitd@gmail.com).

P. K. Jagarlamudi is with the Department of Electronics and Computer Engineering, Koneru Lakshmaiah University, Vijayawada-522002 INDIA (e-mail: jpkumar009@gmail.com).

The electrostatic interaction is inverted, as the quantum dots corresponding to different polarizations are misaligned between the cells as in Fig. 4(a). There are several inverter types [1], [5]. Inverter of two cells is shown in Fig. 4(b).



Fig. 4 (a) QCA Inverter (b) 2-cell QCA Inverter

The fundamental QCA logical device, a 3 input majority gate, shown in Fig.5. from which more complex circuits can be built. The central cell, labeled the device cell, has three fixed inputs, labeled A, B, and C. The device cell has its lowest energy state if it assumes the polarization of the majority of the three input cells. The inputs to a particular device can come from previous calculations or be directly fed in from array edges.

M(A,B,C) = AB + BC + CA.





### B. QCA Defects

The types of defect that are likely to occur in the manufacturing of QCA devices are illustrated in Fig. 6.

They can be categorized as follows:

i). In a cell displacement defect, the defective cell is

displaced from its original position. For example, in Fig. 6(b), the cell with input B is displaced to the north by  $\Delta$  nm from its original position.

ii). In a cell misalignment defect, the direction of the

defective cell is not properly aligned. For example, in Fig. 6(c), the cell with input B is misaligned to the east by  $\Delta$  nm from its original position.

iii). In a cell omission defect, the defective cell is missing as compared to the defect-free case. For example, in Fig. 6(d), the cell with input B is not present.



Fig. 6 (a) Defect-free majority gate, (b) displacement defect, (c) misalignment defect, and (d) omission defect.

#### III. CLOCKING

The QCA circuits require a clock, not only to synchronize and control information flow but also to provide the power to run the circuit since there is no external source for powering cells (serial add, shifter). With the use of four phases clocking scheme as shown in Fig.7 in controlling cells, QCA processes and forwards information within cells in an arranged timing scheme. This clocking method makes the design of QCA different from CMOS circuits [12]-14].



Fig. 7 The four phases of QCA Clock

#### IV. QCA DESIGNER

QCA Designer is capable of simulating complex QCA circuits on most standard platforms. Initially developed at the ATIPS Laboratory, University of Calgary, QCA Designer has attracted some important new developers, including top researchers from the University of Notre Dame. The current version of QCA Designer has three different simulation engines included. The first is a digital logic simulator, which considers cells to be either null or fully polarized. The second is a nonlinear approximation engine, which uses the nonlinear cell-to-cell response function to iteratively determine the stable state of the cells within a design. The third uses a twostate Hamiltonian to form an approximation of the full quantum mechanical model of such a system. Each of the three engines has a different and important set of benefits and drawbacks. Additionally, each simulation engine can perform an exhaustive verification of the system or a set of userselected vectors. [9]-[11].

QCA logic and circuit designers require a rapid and accurate simulation and design layout tool to determine the functionality of QCA circuits. QCA Designer gives the designer the ability to quickly layout a QCA design by providing an extensive set of CAD tools. As well, several simulation engines facilitate rapid and accurate simulation. One of the main problems in implementing more accurate simulations is the lack of experimental data for QCA systems with a large number of cells.

#### V. QCA IMPLEMETATION

The AND and OR gates are realized by fixing the polarization to one of the inputs of the majority gate to either P = 1 (logic 0) or P = 1 (logic 1) as shown in Fig.8.



Fig. 8 AND Gate and OR Gate Layout

Since NAND and NOR are complements of AND and OR. Hence, are designed by adding an inverter to respective structures as shown in Fig.9.



For XOR gate, if inputs are different, then ouput is HIGH, else LOW. In case of, XNOR gate, the output is complement of XOR gate. The layouts are designed with less number of cells as shown in Fig.11, Fig.10.



Fig. 10 XNOR Gate Layout



Fig. 11 XOR Gate Layout

Half Adder logical operation is, two inputs A,B when anded gives carry and xored gives sum. It is realized in simplest way as shown in Fig.12.



Fig. 12 Half Adder Layout

Not only combinational circuits, but also sequential circuits can be designed using QCADesigner Tool. The Fig.13, shows the layout of SR Latch. The SR Latch consists of inputs SET(S), RESET(R) and output Q. The boolean expression is as follows:

$$Q_{n+1} = \mathbf{S} + \bar{R}Q_n$$

The SR Flip-Flop in Fig.14 and D Flip-Flop in Fig.15 are designed according to Boolean expression obtained from truth table by K-Map.



Fig. 13 SR Latch



Fig. 14 SR Flip-Flop Layout



Fig. 15 D Flip-Flop Layout

# VI. SIMULATION RESULTS

With QCADesigner ver.2.0.1, the logical structure functionality is verified. Bistable approximation is done where Cell size is 20nm, Scale factor for all cells is '1', Clock high is 9.8e-22J, Clock low is 3.8e-23J,Upper Threshold of 0.5000, 12000 number of samples, Lower Threshold of -0.5000, Inputs are merged into single Bus .



Fig. 17 Simulation result of NOR Gate



Fig. 18 Simulation result of XOR Gate



Fig. 19 Simulation result of XNOR Gate

	b	boeg	1000 IADEO	*					h0920	111000	1. 12000
max: 1.00e+00											
A											
min: -1.00e+00											
	h	. bree k	anno lanno	+	koeg		laneo	. 9000	10900	111600	
mac 100e+00											
min: -1.00e+00											
	h Isoon	. hooo	ann . Isran	- · · Isooo ·	knen .		lanan	loopo	kono	lineon .	. haano .
	Sector Constant of		AND THE PLAN							1111100	1.12000.111
mac 9.528-01											
min: -9.55e-01			/								
	la la la sea	here is	and here	lanes		lana	la se	hears	h and a	lasses	la second
	9.1.1.1.1.1.10091.1.	. 2.00	0001.1.1.NO	*.1.1.120001.			. 8.921.1.1	. 50001.1.1			1.120.0.1.
max 9.55e-01				1	1	- 1	1				
min: -9 51e-01											
										1	
	0.1.1.1.1.1.10001	. 2000	2000 1.1.1.1. 4000	*	L. L. 6099 L. L		1.80901.1.1	. 8000	. 110920	111600	1.112900
max: 9.80e-22											
Clock 0											
min player25		/		/			· · · · ·				
	0.1.1.1.1.1.10001		0001.1.1.4000	*		7000			. 10920	11000	1. 12000
max: 9.80e-22											
Clock 1	·										
mirc 3.80e-23			<u> </u>		<u> </u>						
	0		3000	+					. 110920	11000	1. 12900
mai: 9.80e-22	/										
Clock 2											
min: 3.80e-23			/		J						
						-					

Fig. 20 Simulation result of Half Adder

	la lanna hana hana lanna lanna kana hana hana lanna lanna lanna lanna kana
max: 1.00e+00	
min: -1.00e+00	
	0
max: 1.00e+00 S min: -1.00e+00	
	b
max: 9.88e-01 Q min: -9.88e-01	
	0
max: 9.80e-22 Clock 0 min: 3.80e-23	
	bbreak_breakbreakbreakbreak_breakbreak_break_breakbreak_breakbreakbreakbreakbreakbreakbreakbreak
max: 9.80e-22 Clock 1 min: 3.80e-23	
	bboopb
max: 9.80e-22 Clock 2 min: 3.80e-23	
	b
max: 9.80e-22 Clock 3 min: 3.80e-23	

Fig. 21 Simulation result of SR Latch

	<u>b</u>	. laceo i i i	1. 12000 1		and labera	 	Luc bos	orlace	01.1.1.19060		Lueco	12000.1.
1 Mt 1 009400												
S nin: -1.00e+00												
	b	, hore i	1. 200		and have	 kow	La bas	u lace	01.1.1.kow		havoo	1200
max: 100e+00												
K min: -100e+00												
	la	. hoee	1.12000	beee		 	1.1.1702	ci Isoe	o		hason	112200
max: 100e (00												
cp min: -100e+00												
	b	, laceo i i	1.120001		in lance i	 	1.1 200	an	e bose		bareco	112000
max 9.88e-01												
0 mr: -9.88e-01									<u> </u>	Ċ		
	la	, hore i i	1.120001		a langa	 	1.1 708	c	e Hone		hareoo	12000
may 6 Rhu-22					1							
clock0 min: 3.80e 23												11
	b	, laceo , , ,	1. 12000 1		4000	 	Lu bos	cilace	o koco		Lueco	1,2200
marc 9.80e-22												
Clock 1 mix 0.00e 20												
	<u>a</u>	. 12201	1.122001		have	 	L. Low	orboe	0 <b>box</b> u		havoo	h200
max 9.80e-22		1.1	1				1.1					
Clock 2 mirc 3.80e-23	j L							10				

Fig. 22 Simulation result of SR Flip-Flop

	lo	800
max: 1.00e+00		
min: -1.00e+00		
	la	820
max: 1.00e+00 D		
min: -1.00e+00		
	la	
max: 9.87e-01		
min: -9.87e-01		
	la	820
max: 9.80e-22 Clock 0 min: 3.80e-23		Γ
	karran heezan koezan heezan	900
max: 9.80e-22 Clock 1 min: 3.80e-23		
	k	800
max: 9.80e-22 Clock 2 min: 3.80e-23		
	to	800
max: 9.80e-22 Clock 3		

Fig. 23 Simulation result of D Flip-Flop

# VII. OBSERVATIONS

For Half Adder logical structure 61 cells are required. In case of, SR Latch 34 cells are needed to design. In both the cases area consumption is less which can be observed from Fig.12, Fig.13. TABLE I provides the comparision list of this paper work and previous work.

TADICI

COMPARISION								
Logical	Previous	Structure	New Structure					
Structures	Cells	Area	Cells	Area				
NAND	7 cells	63nm x	6 cells	80nm x				
		103nm		60nm				
NOR	7 cells	63nm x	6 cells	80nm x				
		103nm		60nm				
XOR	64 cells	300nm x	54 cells	290nm x				
		220nm		220nm				
XNOR	65 cells	300nm x	56 cells	290nm x				
		220nm		220nm				
D Flip-Flop	68 cells	300nm x	42 cells	202nm x				
		280nm		200nm				
SR Flip-Flop	76 cells	382nm x	60 cells	260nm x				
		240nm		300nm				

# VIII.CONCLUSION

The Combinational and Sequential logical structures using OCA have been realized effectively and tested using OCA Designer Tool. By these basic layouts further complicated layouts can be designed with less number of cells and area comparatively. The operation of the structures has been verified according to the truth table. The design works efficiently and produces required results. The logical structures thus designed, may be used as a basic building block of a general purpose Nano processor which may be a future technical advancement of this work.

#### ACKNOWLEDGMENT

The authors would like to thank Asst.Prof. Mousumi Saha for her guidance in learning and implementation and also Mr. Praveen Kumar, M.Tech for assistance in learning tool

#### REFERENCES

- S. Karthigal Lakshmi, and G. Athisha, "Effecient Design of Logical [1] Structures and Functions using Nanotechnology Based Quantum Dot
- Cellular Automata Design," *International Journal of Computer Applications* (0975 8887), vol.3, no.5, June 2010. K. Walus, G.A. Jullien, and V. Dimitrov, "Computer arithmetic structures for quantum cellular automata," *Asilomar Conference on* [2] Signals, Systems, and Computers, November 2003
- W. Wang, K. Walus, and G.A. Jullien, "Quantum-dot cellular automata [3] adders," IEEE Nano Conference, August 2003.
- [4] R. Zhang, K. Walus, W. Wang, and G. A. Jullien, "A method of majority logic reduction for quantum cellular automata," IEEE Trans.Nanotechnol., vol. 3, no. 4, pp. 443450, Dec. 2004.
- Heumpil Cho, Student Member, and Earl E. Swartzlander, Jr., Fellow, [5] IEEE. "Adder Design and Analyses for Quantum-Dot Cellular Automata," IEEE Trans. Nano., Vol.6, No.3, May 2007.
- K. Walus, G. Schulhof, G. A. Jullien, R. Zhang, and W. Wang, "Circuit [6] design based on majority gates for applications with quantum-dot

cellular automata," in Conf. Rec. 38th Asilomar Conf. Signals, Systems and Computers, 2004, vol. 2, pp.13541357.

- [7] W. J. Townsend and J. A. Abraham, "Complex gate implementations for quantum dot cellular automata,"in Proc. 4th IEEE Conf Nanotechnology, 2004, pp. 625627.
- [8] A. Chaudhary et al., "Eliminating wire crossings for molecular quantumdot cellular automata implementation," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 2005, pp. 565571.
- K. Walus, T. Dysart, G. Jullien, and R. Budiman, "QCADesigner: A [9] rapid design and simulation tool for quantum-dot cellular automata," IEEE Trans. Nanotechnol., vol. 3, no. 1, pp. 2629, Mar. 2004.
- [10] Kyosun Kim, Kaijie Wu, and Ramesh Karri, "The Robust QCA Adder Designs Using Composable QCA Building Blocks," IEEE transactions on computer-aided design of integrated circuits and systems, vol. 26, no. 1, January 2007.
- [11] K. Walus, G. Schulhof, and G. A. Jullien, "High level exploration of quantum-dot cellular automata (QCA)," in Conf. Rec. 38th Asilomar Conf. Signals, Systems and Computers, 2004, vol. 1, pp. 3033.
- [12] E.N.Ganesh1, Lal Kishore2 and M.J.S. Rangachar, "Implementation of Quantum cellular automata combinational and sequential circuits using Majority logic reduction method,"International Journal of Nanotechnology and Applications ISSN 0973-631X Volume 2, Number 1 (2008), pp. 89106.
- [13] A. Vetteth et al., "Quantum-dot cellular automata carrylook-ahead adder and barrel shifter," presented at the *IEEE Emerging Telecommunications* Technologies Conf., Richardson, TX, 2002.
- [14] C. S. Lent and B. Isaksen, "Clocked molecular quantum dot cellular automata," IEEE Trans. Electron Devices, vol. 50, no. 9, pp. 18901896, Sep.2003.

Mousumi Saha was born at Durgapur in West Bengal State, India on 21st December 1974. She received the B.E degree (C.S.E) from the Regional Engineering College (Now NIT), Durgapur in 1997 and M.Tech degree in C.S.E from Calcutta University, West Bengal in 2001.She is currently working at National Institute of Technology, Durgapur as an Assistant professor in the department of Computer Application. Her primary areas of research include Switching Theory and VLSI Testing.

Hema Sandhya Jagarlamudi was born at Guntur in the Andhra Pradesh State, India on 18th February, 1989.She received the B.Tech degree (E.C.E) from Jawaharlal Nehru Technological University, Kakinada, India in 2010 and pursuing M.Tech degree in Microelectronics and VLSI in National Institute Of Technology, Durgapur. She has done work on nanotechnology based QCA. Her primary research include VLSI Testing.

Pavan Kumar Jagarlamudi was born at Guntur in the Andhra Pradesh State, India on 29th, June, 1990. He is pursuing B. Tech degree in Electronics and Computer Engineering in Koneru Lakshmaiah College of Engineering(Now Koneru Lakshmaiah University), affliated by Acharya Nagarjuna University, Guntur. His primary work include nanotechnology based Quantum Cells.