Design of High-speed Modified Booth Multipliers Operating at GHz Ranges

This paper describes the pipeline architecture of high-speed modified Booth multipliers. The proposed multiplier circuits are based on the modified Booth algorithm and the pipeline technique which are the most widely used to accelerate the multiplication speed. In order to implement the optimally pipelined multipliers, many kinds of experiments have been conducted. The speed of the multipliers is greatly improved by properly deciding the number of pipeline stages and the positions for the pipeline registers to be inserted. We described the proposed modified Booth multiplier circuits in Verilog HDL and synthesized the gate-level circuits using 0.13um standard cell library. The resultant multiplier circuits show better performance than others. Since the proposed multipliers operate at GHz ranges, they can be used in the systems requiring very high performance.

Authors:

• Soojin Kim
• Kyeongsoon Cho

Keywords:

• multiplier
• pipeline
• high-speed
• modified Boothalgorithm.

References:

[1] Wen-Chang Yeh and Chein-Wei Jen, "High-speed Booth encoded
parallel multiplier design," IEEE Trans. on Computers, vol. 49, isseu 7,
pp. 692-701, July 2000.
[2] Jung-Yup Kang and Jean-Luc Gaudiot, "A simple high-speed multiplier
design," IEEE Trans. on Computers, vol. 55, issue 10, Oct. pp.
1253-1258, 2006.
[3] Shiann-Rong Kuang, Jiun-Ping Wang and Cang-Yuan Guo, "Modified
Booth multipliers with a regular partial product array," IEEE Trans. on
Circuit and Systems, vol.56, Issue 5, pp. 404-408, May 2009.
[4] Li-rong Wang, Shyh-Jye Jou and Chung-Len Lee, "A well-structured
modified Booth multiplier design," Proc. of IEEE VLSI-DAT, pp. 85-88,
April 2008.
[5] A. A. Khatibzadeh, K. Raahemifar and M. Ahmadi, "A 1.8V 1.1GHz
Novel Digital Multiplier," Proc. of IEEE CCECE, pp. 686-689, May
2005.
[6] S. Hus, V. Venkatraman, S. Mathew, H. Kaul, M. Anders, S. Dighe, W.
Burleson and R. Krishnamurthy, "A 2GHZ 13.6mW 12x9b mutiplier for
energy efficient FFT accelerators," Proc. of IEEE ESSCIRC, pp. 199-202,
Sept. 2005.
[7] Hwang-Cherng Chow and I-Chyn Wey, "A 3.3V 1GHz high speed
pipelined Booth multiplier," Proc. of IEEE ISCAS, vol. 1, pp. 457-460,
May 2002.
[8] M. Aguirre-Hernandez and M. Linarse-Aranda, "Energy-efficient
high-speed CMOS pipelined multiplier," Proc. of IEEE CCE, pp.
460-464, Nov. 2008.
[9] Yung-chin Liang, Ching-ji Huang and Wei-bin Yang, "A 320-MHz 8bit x
8bit pipelined multiplier in ultra-low supply voltage," Proc. of IEEE
A-SSCC, pp. 73-76, Nov. 2008.
[10] S. B. Tatapudi and J. G. Delgado-Frias, "Designing pipelined systems
with a clock period approaching pipeline register delay," Proc. of IEEE
MWSCAS, vol. 1, pp. 871-874, Aug. 2005.
[11] A. D. Booth, "A signed binary multiplication technique," Quarterly J.
Mechanical and Applied Math, vol. 4, pp.236-240, 1951.
[12] M. D. Ercegovac and T. Lang, Digital Arithmetic, Morgan Kaufmann
Publishers, Los Altos, CA 94022, USA, 2003.
[13] C. S. Wallace, "A suggestion for a fast multiplier," IEEE Trans. on
Computers, vol. BC13, pp. 14-17, Feb. 1964.