Current Mode Logic Circuits for 10-bit 5GHz High Speed Digital to Analog Converter

This paper presents CMOS Current Mode Logic (CML) circuits for a high speed Digital to Analog Converter (DAC) using standard CMOS 65nm process. The CML circuits have the propagation delay advantage over its conventional CMOS counterparts due to smaller output voltage swing and tunable bias current. The CML circuits proposed in this paper can achieve a maximum propagation delay of only 9.3ps, which can satisfy the stringent requirement for the 5 GHz high speed DAC application. Another advantage for CML circuits is its dynamic symmetry characteristic resulting in a reduction of an additional inverter. Simulation results show that the proposed CML circuits can operate from 1.08V to 1.3V with temperature ranging from -40 to +120°C.





References:
[1] C. Enz and E. Vittoz, Charge-Based MOS Transistor Modeling: The EKV
Model for Low-Power and RF IC Design. New York: Wiley, 2006.
[2] C. Enz, F. Krummenacher, and E. Vittoz, “An analytical MOS transistor
model valid in all regions of operation and dedicated to lowvoltage and
low-current applications,” Analog Integr. Circuits Signal Process. J., vol.
8, pp. 83–114, Jun. 1995.
[3] D. J. Comer and D. T. Comer, Fundamentals of electronic circuit design.
New York: John Wiley & Sons Inc., 2003.
[4] D. T. Comer, Introduction to Mixed Signal VLSI. New York: Array
Publishing Co., 1994.
[5] D. J. Allstot, G. Liang, and H. C. Yang, “Current-mode logic techniques
for CMOS mixed-mode AICS,” Proceedings of the 1991 IEEE Integrated
Circuits Conference, vol. 49, no. 8, pp. 25.2/1–25.2/4, May 1991.
[6] A. H. Ismail and M. I. Elmasry, “A low power design approach for MOS
Current Mode Logic,” Proc. of 2003 IEEE International SOC
(Systemson- Chip) Conference, pp. 143–146, Sep. 2003.
[7] Chen, T.; Geens, P.; Van der Plas, G.; Dehaene, W.; Gielen, G.; “A 14- bit
130-MHz CMOS current-steering DAC with adjustable INL”, Solid-
State Circuits Conference, 2004. ESSCIRC 2004. Proceeding of the 30th
European 21-23 Sept. 2004 Page(s):167 – 170
[8] T. Miki, Y. Nakamura, M. Nakaya, et al., “An 80-MHz 8-bit CMOS D/A
Converter,” IEEE J. Solid-State Circuits, vol. 21, pp. 983–988, Dec.,
1986.
[9] J. M. Musicer, J. Rabaey, “MOS current mode logic for low power, low
noise cordic computation in mixed-signal environment,” IEEE ISLPED,
pp. 102-107, 2000.
[10] M. Yamashina and H. Yamada, “An MOS current mode logic (MCML)
circuit for low-power sub-gigahertz processors,” IEICE Trans. Electron.,
vol. E75-C, pp. 1181–1187, Oct. 1992.