A Novel Optimized JTAG Interface Circuit Design

This paper describes a novel optimized JTAG interface circuit between a JTAG controller and target IC. Being able to access JTAG using only one or two pins, this circuit does not change the original boundary scanning test frequency of target IC. Compared with the traditional JTAG interface which based on IEEE std. 1149.1, this reduced pin technology is more applicability in pin limited devices, and it is easier to control the scale of target IC for the designer.





References:
[1] IEEE 1149.1-2001, IEEE Standard for Test Access Port and
Boundary-Scan Architecture. New York, USA, Jun. 14, 2001.
[2] See "www.arm.com/products/solutions/SWD.html".
[3] See "J-LINK SYSTEM OVERVIEW" and "J-LINK FAQ" at
"www.debuginnovations.com".
[4] IEEE P1149.7-2009, IEEE Standard for Reduced-pin and
Enhanced-functionality Test Access Port and Boundary Scan
Architecture. New York, NY 10016-5997, USA, Feb. 10, 2010.
[5] Lee Whetsel, "A High Speed Reduced Pin Count JTAG Interface," Test Conference, 2006. ITC'06. IEEE International, 2006, pp. 1-10, doi:10.1109/TEST.2006.297619.
[6] Takahashi, T.; Uchida, M.; Yoshino, R.; Yamamoto, M.; Kitamura, N.;
"A CMOS Gate Array with 600 Mb/s Simultaneous Bidirectional I/0
Circuits", IEEE Journal of Solid State Circuits VOL. 30, NO. 12
December 1995.
[7] Yeung, E.; Horowitz, M.; "A 2.4 Gb/s Simultaneous Bidirectional
Parrallel Link with per pin Skew Compensation", Journal of Solid State
Circuits 35 pp1619-1628 2000.
[8] Ishibashi, K.; Goto, T.; Hayashi, T.; Okada, T.; Yamagiwa, A.; Shibata,
M.; Akimoto, M.; et al., "Simultaneous Bidirectional Transceiver Logic",
0272-1732/99 IEEE 1999.
[9] Takahashi, T.; Muto, T.; Shirai, Y.; Shirotori, F.; Takada, Y.; Yamagiwa,
A.; et al., "A 110 Gb/s Simultaneous Bidirectional Transceiver Logic
Synchronized with a System Clock" ISSCC 1999.